

# System Buses

## Ch 3

Computer Function  
Interconnection  
Structures  
Bus Interconnection  
PCI Bus

13.9.2000


Copyright Teemu Kerola 2000

1

## Computer Function

- von Neumann architecture

– memory contains  
both instruction  
and data



- Fetch-Execute Cycle

(käslyn nouto ja  
suoritus sykli)

Figs 3.3, 3.9


13.9.2000

Copyright Teemu Kerola 2000

2

### I/O control

- CPU executes instructions and with those instructions guides I/O modules
  - control and data registers in I/O modules
  - I/O modules give feedback to CPU with control and data registers, but only when CPU is reading them!




13.9.2000

Copyright Teemu Kerola 2000

3

### I/O Control

- Interrupts allow I/O modules to give feedback to CPU even when CPU is doing something else



- DMA allows I/O modules to access memory without CPU's help


13.9.2000

Copyright Teemu Kerola 2000

4

# von Neumann Bottleneck

(von Neumann pullonkaula)



- All components communicate via system bus
- Each component has its own inputs/outputs


Fig. 3.15

– System bus must support them all

Fig. 3.16

# System Bus

- 50-100 lines (wires)
  - address
  - data
  - control
  - other: power, ground, clock
- Performance
  - bandwidth, how many bits per sec?
  - propagation delay?




(väyläkapasiteetti)

(päästä päähän viive)

# Bus Configurations

- One bus alone
  - might be very long
  - serious von Neumann bottleneck
  - all devices use similar speeds
  - slowest device dominates?
- Hierarchy of buses
  - can maximize speed for limited access (closer to CPU)
  - lower speed general access I/O (far from CPU)




13.9.2000

Copyright Teemu Kerola 2000

7

# Hierarchy of Buses

Typical Pentium II system




PCI to SCSI bridge

(Tanenbaum, Structured Computer Organization, 4th Ed.)

13.9.2000

Copyright Teemu Kerola 2000



8





### Bus Design Features (3)

- Bus type
  - dedicated, multiplexed (aikavuorottelu)
- Arbitration method
  - centralised, distributed (keskitetty, hajautettu)
  - bus controller, arbiter (vuoronantaja)
- Timing
  - synchronous: all same speed
  - asynchronous: also different speed devices
  - See examples on next slides (epäsynkrooninen)

13.9.2000 Copyright Teemu Kerola 2000 10





## Bus Design Features (cont)

- Bus width
  - address, data
- Data transfer types
  - read, write
    - multiplexed & non-multiplexed operations
  - read-modify-write
    - E.g., for indivisible increments (multiproc. env.)
  - read-after-write
    - E.g., for check that write succeeds (multiproc. env.)
  - block
    - long delay for interrupt handling?





Fig. 3.20

## Example Bus: Industry Standard Architecture (ISA, or PC-AT)

- Bus type: dedicated
- Arbitration method: single bus master
- Timing: asynchronous
  - own 8.33 MHz clock,
  - 15.9 MBps max data rate, 5.3 MBps in practice
- Bus width: address 32, data 16
- Data transfer type
  - read, write, read block, write block





## Example: Peripheral Component Interconnect (PCI) Bus

- Bus type: multiplexed
- Arbitration method: centralised arbiter
- Timing: synchronous, own 33 MHz clock
  - 2.122 Gbps (265 MBps) max data rate
- Bus width: address/data 32 (64), signal 17
- Data transfer type
  - read, write, read block, write block
- max 16 slots (devices)

13.9.2000

Copyright Teemu Kerola 2000

18

## PCI Configurations

- Hierarchy Fig. 3.21
- Bridge to internal/system bus allows them to be faster
- Bridge to expansion buses allows them to be slower

13.9.2000

Copyright Teemu Kerola 2000

19

## PCI Bus

### 49 Mandatory Signals

- 32 pins for address/data, time multiplexed
  - 1 parity pin
- 4 pins for command type/byte enable
  - E.g., 0110/1111 = memory read/all 4 bytes
- System (2): clock, reset
- Transaction timing & coordination (6)
- Arbitration pins (2 for each device) to PCI bus arbiter: REQ, GNT
- Error pins (2): parity, system

13.9.2000

Copyright Teemu Kerola 2000

20

## PCI Bus 41 Optional Signals

- Request interrupt pins (4 pins for each dev)
- Cache support pins (2) for snoopy cache protocols
- 32 pins for additional multiplexed address/data
  - plus 7 control/parity pins
- 5 test pins

13.9.2000

Copyright Teemu Kerola 2000

21

## PCI Bus Transaction

- Bus activity is in separate transactions
- Each transaction preceded by arbitration
  - central arbiter (e.g., First-In-First-Out)
  - determines initiator/master for transaction
- Transaction is executed
- Bus is marked “ready” for next transaction

Fig. 3.23

13.9.2000


Copyright Teemu Kerola 2000


22

## PCI Transaction Types

- **Interrupt Acknowledge**
  - READ interrupt parameter (e.g., subtype) for interrupt handler
- **Special Cycle**
  - broadcast message to many targets
- **Configuration Read/Write**
  - Read/Update (Write) device configuration data
- **Dual Address Cycle**
  - use 64 bit addresses in this transaction
- **I/O or memory read/write (line, multiple)**

13.9.2000
Copyright Teemu Kerola 2000
23





### Arbitration: A and B want bus




Fig. 3.24

Mostly just arbitration signals shown here

