Micro-programmed Control Ch 17

Micro-instructions
Micro-programmed
Control Unit
Sequencing
Execution Characteristics
Course Summary

11.10.2002 Copyright Teemu Kerola 2002

Hardwired Control (4)

- Complex
- Fast
- Difficult to design
- · Difficult to modify
 - lots of optimization work done at implementation phase (after design)
 - all optimization work (I.e., most of the work?)
 must be redone after any changes to design


11.10.2002 Copyright Teemu Kerola 2002 2

Micro-programmed Control (3)

- Implement "execution engine" inside CPU
 - execute one micro-instruction at a time
- What to do now?
 - micro-instruction
 - · control signals
 - stored in micro-instruction control memory
 - micro-program, firmware
- · What to do next?
 - micro-instruction program counter
 - default (?): next micro-instruction
 - jumps or branches?

11.10.2002

Copyright Teemu Kerola 2002



Machine Instructions vs. Micro-instructions (2)

- Machine instruction fetch-execute cycle produces machine instructions to be executed at CPU
- Micro-instruction fetch-execute cycle produces control signals for data path

11.10.2002

Copyright Teemu Kerola 2002


Micro-program (4)


Fig. 17.2 (Fig. 15.2 [Stal99])

- Stored in control memory
- ROM, PROM, EPROM
- One "subroutine" for each machine instruction
 - one or more micro-instructions
- Defines architecture
 - change instruction set?
 - ⇒ reload control memory

11.10.2002

Copyright Teemu Kerola 2002





Micro-programmed Control Unit (4)

(Fig. 15.4 [Stal99])

- Control Address Register
 - "micro-program PC"
- Control Memory
- Control Buffer Register
 - current micro-instruction
 - · control signals
 - next address control
- Sequencing logic
 - select next value for Control Address Reg

11.10.2002 Copyright Teemu Kerola 2002

Micro-programming (3)

- Simple design
- Flexible
 - -adapt to changes in organization, timing, technology
 - -make changes late in design cycle, or even in the field
- Very powerful instruction sets
 - -use bigger control memory if needed
 - -easy to have complex instruction sets
 - is this good?

11.10.2002 Copyright Teemu Kerola 2002 10

$Micro-programming\ {\tiny (2)}$

- Generality
 - multiple instruction sets on same machine
 - tailor instruction set to application?
- Compatibility
 - easy to be backward compatible in one family
 - many organizations, same instruction set

11.10.2002 Copyright Teemu Kerola 2002. 11

Micro-programming (3)

- · Costly to implement
 - need tools:
 - micro-program development environment
 - micro-program compiler
- Slow
 - micro-instruction interpreted at execution time
 - interpretation is internal to CPU
 - interpret one instruction at a time
- Interpretation control with hardwired logic?

1.10.2002 Copyright Teemu Kerola 2002 12

RISC vs. Micro-programming (8)

- Simple instructions can execute at very high clock rate
- · Compilers can produce micro-instructions
 - machine dependent optimization
- · Use only simple instructions and addressing mode
- Keep "micro-code" in RAM instead of ROM
- · no micro-instruction interpretation logic needed
- · Fast access to "micro-code" in RAM via caching
- Skip instruction interpretation of a micro-program and simply compile directly into lowest language of machine?
- → Compile to "micro-code" and use hardwired control for RISC (e.g., Pentium II)

1.10.2002 Copyright Teemu Kerola 2002

Micro-program Sequencing (3)

- Two address format Fig. 17.6 (Fig. 15.6 [Stal99])
 - most often need next micro-instruction address
 - waste of space to store it most of the time?
 - conditional branch address

(Fig. 15.7 [Stal99]) Fig. 17.7

Fig. 17.9

- One address format
 - (Conditional) branch address
- · Variable format
 - only branch micro-instructions have addresses
 - waste of time many times?

11.10.2002 Copyright Teemu Kerola 2002 14

Micro-instruction Explicit Address Generation

- · Addresses explicitly present
 - Two-field
 - select one of them
 - Unconditional branch
 - jump to this one
 - Conditional branch
 - select this one or default

11.10.2002 Copyright Teemu Kerola 2002

Micro-instruction Implicit Address Generation

- · Addresses not explicitly present
 - Mapping
 - map opcode in machine instruction into microinstruction address (Fig. 15.9 [Stal99])
 - Addition
 - · higher order bits directly from opcode
 - lower order bits based on current status and tag bits, or fields in current microinstruction
 - Residual Control
 - return from micro-program subroutine

11.10.2002

15

Copyright Teemu Kerola 2002

Micro-instruction Encoding

 Usually a compromise between pure horizontal and vertical formats

Fig. 17.11 (Fig. 15.11 [Stal99])

- optimize on space with encoding multiple signals into a set of fields
 - each field defines control signals for certain separate actions
 - mutually exclusive actions are encoded into the same field
- make design simpler by not using maximum encoding


11.10.2002 Copyright Teemu Kerola 2002 17


Micro-instruction Encoding (2)


- Functional encoding
 - each field controls some function
 - · load accumulator
 - load ALU operands
 - compute next PC
- Resource encoding
 - each field controls some resource
 - ALU
 - memory


11.10.2002


Copyright Teemu Kerola 2002














Summary (11)

- How clock signals cause instruction executions?
- · Low level stuff
 - gates, basic circuits, registers, memory
- Cache
- Virtual memory & TLB
- ALU, Int & FP arithmetic's
- · Instruction sets
- CPU structure & pipelining
- Branch prediction, limitations, hazards, issue
- RISC & superscalar processor
- IA-64 & Crusoe
- · Hardwired & micro-controlled control

11.10.2002

Copyright Teemu Kerola 2002

25

• Read the text book completely
• 58070-8 Computer Architecture (4 cr)

Conc. Systems (Rio)
Data Struct. (TiRa)
Compilers (OKK)
Oper. Systems (KJx)
Data Comm. (TiLix)
...

Computer Architecture
(Tietokonearkkitehtuurit)

