

Computer Arithmetic Ch 9

ALU
Integer Representation
Integer Arithmetic
Floating-Point Representation
Floating-Point Arithmetic

16.9.2002

Copyright Teemu Kerola 2002

1

Arithmetic Logical Unit (ALU) (2)

(aritmeettis-looginen
yksikkö)

- Does all “work” in CPU Rest is management!
 - integer & floating point arithmetic's
 - copy values from one register to another
 - comparisons
 - left and right shifts
 - branch and jump address calculations
 - load/store address calculations
- Control signals from CPU control unit
 - what operation to perform and when

16.9.2002

Copyright Teemu Kerola 2002

2

ALU Operations (5)

- Data from/to internal registers (latches)
 - input data may have been copied from normal registers, or it may have come from memory
 - output data may go to normal registers, or to memory
- Wait for maximum gate delay
- Result is ready
- Result may (also) be in flags
- Flags may cause an interrupt

Fig. 9.1
(Fig. 8.1[Stal99])

16.9.2002


Copyright Teemu Kerola 2002

3

Integer Representation (8)

Everything with 0 and 1
no plus/minus signs
no decimal periods
assumed “on the right”

- Unsigned integers
- Positive numbers easy
 - normal binary form
- Negative numbers
 - sign-magnitude
 - two's complement



16.9.2002

Copyright Teemu Kerola 2002

4

Two's Complement

(kahden
komplementti)

- Most used
- Have space for 8 bits?
 - use 7 bits for data and 1 bit for sign
 - just like in sign-magnitude or in one's complement (but presentation is different)

$+2 = 0000\ 0010$
 $+1 = 0000\ 0001$
 $0 = 0000\ 0000$
 $-1 = 1111\ 1111$
 $-2 = 1111\ 1110$

ones complement: $-0 = 1111\ 1111$

16.9.2002

Copyright Teemu Kerola 2002

5

Why Two's Complement Presentation? (4)

- Math is easy to implement
 - subtraction becomes addition
- Have just one zero
 - comparisons to zero easy
- Easy to expand to presentation with more bits
 - simple circuit

$$X-Y = X + (-Y)$$

easy to do,
simple circuit

$57 = \underline{0011\ 1001} = \underline{0000\ 0000} \underline{0011\ 1001}$

$-57 = \underline{1100\ 0111} = \underline{1111\ 1111} \underline{1100\ 0111}$

↑
sign extension

16.9.2002

Copyright Teemu Kerola 2002

6

Why Two's Complement Presentation? (3)

- Range with n bits: $-2^{n-1} \dots 2^{n-1} -1$

$$\begin{array}{l} 8 \text{ bits: } -2^7 \dots 2^7 -1 = -128 \dots 127 \\ 32 \text{ bits: } -2^{31} \dots 2^{31} -1 = -2\ 147\ 483\ 648 \dots 2\ 147\ 483\ 647 \end{array}$$

- Overflow easy to recognise

- add positive & negative: overflow not possible!
- add 2 positive/negative numbers

- if sign bit of result is different?
 \Rightarrow overflow!

$$\begin{array}{r} 57 = 0011\ 1001 \\ + 80 = 0101\ 0000 \\ \hline 137 = \underline{1000\ 1001} \end{array}$$

outside range

16.9.2002

Copyright Teemu Kerola 2002

7

Why Two's Complement Presentation? (5)

- Addition easy if one or both operands negative

- treat them all as unsigned integers

Same circuit works for both (except for overflow check)

$$\begin{array}{r} 13 = 1101 \\ + 1 = 0001 \\ \hline 14 = 1110 \end{array}$$

$$\begin{array}{r} -3 = 1101 \\ + 1 = 0001 \\ \hline -2 = 1110 \end{array}$$

$$\begin{array}{r} +3 = 0011 \\ + 1 = 0001 \\ \hline 1100 \end{array}$$

Digits represent 4 bit unsigned numbers

Digits represent 4 bit two's complement numbers

16.9.2002

Copyright Teemu Kerola 2002

8

Integer Arithmetic Operations

- Negation
- Addition
- Subtraction
- Multiplication
- Division

$$X = -Y$$

$$X = Y+Z$$

$$X = Y-Z$$

$$X = Y*Z$$

$$X = Y/Z$$

16.9.2002

Copyright Teemu Kerola 2002

9

Integer Negation (6)

- Step 1: negate all bits

$$57 = 0011\ 1001$$

$$1100\ 0110$$

- Step 2: add 1

$$+1$$

- Step 3: special cases**

$$1100\ 0111$$

- ignore carry bit
- negate 0?

$$+1$$

- check that sign bit really changes

- can not negate smallest negative
 $-128 = 1000\ 0000$
- results in exception

bitwise not: 0111 1111

add 1: 1000 0000

16.9.2002

Copyright Teemu Kerola 2002

10

Integer Addition and Subtraction (4)

- Normal binary addition
 - 32 bit full adder?
- Ignore carry & monitor sign bit for overflow
- In case of SUB, complement 2nd operand
- 2 circuits
 - addition
 - complement

Fig. 9.6 (Fig. 8.6 [Stal99])

16.9.2002

Copyright Teemu Kerola 2002

11

Integer Multiplication (4)

- Complex
- Operands 32 bits \Rightarrow result 64 bits
- "Just like" you learned at school
 - optimised for binary data
 - it is easy to multiply with 0 or 1!
- Simpler case with unsigned numbers
 - simple circuits
 - adder
 - shifter
 - wires


Fig. 9.7
(Fig. 8.7 [Stal99])

16.9.2002

Copyright Teemu Kerola 2002

12

Unsigned Multiplication Example




16.9.2002

Copyright Teemu Kerola 2002

13

Unsigned Multiplication Example (19)



16.9.2002

Copyright Teemu Kerola 2002

Multiplication with Negative Values

- Multiplication for unsigned numbers does not work for negative numbers
 - algorithm applies only for unsigned integer representation
 - not the same case as with addition
- Could do it all with unsigned values
 - change operands to positive values
 - do multiplication with positive values
 - negate result if needed
 - OK, but can do better, I.e., faster

16.9.2002

Copyright Teemu Kerola 2002

15

The Gist in Booth's Algorithm (7)

Unsigned multiplication:
addition for every “1” bit
in multiplicand

$$5 * 7 \Rightarrow 0101 * 0111 \Rightarrow 100011$$

- Booth's algorithm:


– combine all adjacent 1's in multiplicand
together, replace all additions by one
subtraction and one addition (to result)

$$5 * 7 \Rightarrow 0101 * 0111 \Rightarrow +0101000 - 0101 = 100011$$

Copyright Teemu Kerola 2002

16

Booth's Algorithm (5)




16.9.2002

Copyright Teemu Kerola 2002

17

Booth's Algorithm for Twos Complement Multiplication




16.9.2002

Copyright Teemu Kerola 2002

18

Booth's Algorithm Example (15)



16.9.2002

19

Integer Division

- Like in school algorithm
 - easy: new quotient digit 0 or 1
 - M register for dividend
 - Q register for divisor & quotient
 - A register for (partial) remainder

(Fig. 8.15 [Stal99])

Fig. 9.15

(jaettava)

(jakaja, osamäärä)

(jakojäännös)

16.9.2002

Copyright Teemu Kerola 2002

20

16.9.2002

Copyright Teemu Kerola 2002

21

Floating Point Representation

$$-0.000\ 000\ 000\ 123 = -1.23 \times 10^{-10}$$

$$+0.123 = +1.23 \times 10^{-1}$$

$$+123.0 = +1.23 \times 10^2$$

$$+123\ 000\ 000\ 000\ 000 = +1.23 \times 10^{14}$$

“+”	“14”	“1.23”
sign	exponent	mantissa or significand

(exponentti) (mantissa)

16.9.2002

Copyright Teemu Kerola 2002

22

16.9.2002

Copyright Teemu Kerola 2002

23

IEEE 32-bit Floating Point Standard

IEEE Standard 754

“+”	“14”	“1.1875” = “1.0011”
sign	exponent	mantissa or significand

- 1 bit for sign, 1 \Rightarrow “-”, 0 \Rightarrow “+”
- I.e., Stored value $S \Rightarrow$ Sign value = $(-1)^S$

IEEE 32-bit FP Standard

“+”	“15”	“1.1875” = “1.0011”
sign	exponent	mantissa or significand

- 8 bits for exponent, $2^{8-1}-1 = 127$ biased form

$$\text{exponent} = 5 \xrightarrow{\text{store}} 5+127 = 132 = 1000\ 0100$$

$$\text{exponent} = -1 \xrightarrow{\text{store}} -1+127 = 126 = 0111\ 1110$$

$$\text{exponent} = 0 \xrightarrow{\text{store}} 0+127 = 127 = 0111\ 1111$$


- stored exponents 0 and 255 are special cases
 - stored range: 1 - 254 \Rightarrow true range: -126 - 127

16.9.2002

Copyright Teemu Kerola 2002

24

IEEE 32-bit FP Standard (7)



16.9.2002

Copyright Teemu Kerola 2002

25

IEEE 32-bit FP Values

$$23.0 = +10111.0 * 2^0 = +1.0111 * 2^4 = ?$$

$$4+127=131$$

0	1000 0011	011 1000 0000 0000 0000 0000
sign	exponent	mantissa or significand

$$1.0 = +1.0000 * 2^0 = ?$$

$$0+127=127$$

0	0111 1111	000 0000 0000 0000 0000 0000
sign	exponent	mantissa or significand

16.9.2002

Copyright Teemu Kerola 2002

26

IEEE 32-bit FP Values

0	1000 0000	111 1000 0000 0000 0000 0000
sign	exponent	mantissa or significand
1 bit	8 bits	23 bits

$X = ?$

$X = (-1)^0 * 1.1111 * 2^{(128-127)}$

$= 1.1111_2$

$= (1 + 1/2 + 1/4 + 1/8 + 1/16) * 2$

$= (1 + 0.5 + 0.25 + 0.125 + 0.0625) * 2$

$= 1.9375 * 2$ $= 3.875$

16.9.2002

Copyright Teemu Kerola 2002

27

IEEE-754 Floating-Point Conversion

Christopher Vickery
Computer Science
Department at
Queens College of
CUNY
(The City University
of New York)

16.9.2002

Copyright Teemu Kerola 2002

IEEE-754 Floating-Point Conversion from Floating Point to Hexadecimal - Netscape

http://babage.cs.qc.edu/courses/cs341/IEEE-754.html

Enter a decimal floating-point number here,
then click either the Rounded or the Not Rounded button.

Decimal Floating-Point: 1.23456.789

Rounded

Not Rounded

Rounding from floating-point to 32-bit representation uses the IEEE-754 round-to-nearest-value mode.

Results:

Decimal Value Entered: 1.23456.789

Single precision (32 bits)

Binary:	Status:	Bit 31	Sign Bit	Bit 30 - 23	Exponent Field	Bit 22 - 0	Significand
10000011000000000000000000000000	normal	1	1	10001111	141	10000010000000000000000000000000	1.0000010000000000000000000000000

Hexadecimal: C7FL005 Decimal: -1.23456.79

16.9.2002

Copyright Teemu Kerola 2002

IEEE FP Standard

- Single Precision (SP) 32 bits
- Double Precision (DP) 64 bits

(yksin- ja
kaksinkertainen
tarkkuus)

Table 9.3 (Tbl. 8.3 [Stal99])

- Special values

- -0, +∞, -∞, NaN
- denormalized values

Table 9.4 (Tbl. 8.4 [Stal99])

Not a Number

16.9.2002

Copyright Teemu Kerola 2002

29

IEEE SP FP Range

• Range

- 8 bit exponent, effective range: -126 ... +127
- range $2^{-126} \dots 2^{127} \approx -10^{-38} \dots 10^{38}$

• Accuracy

- 23 bit mantissa, 24 bit effective mantissa
- change least significant digit in mantissa?
- $2^{24} \approx 1.7 \cdot 10^{-7} \approx 6$ decimal digits

16.9.2002

Copyright Teemu Kerola 2002

30

Floating Point Arithmetic ⁽⁴⁾

- Relatively simple Table 9.5 (Tbl. 8.5 [Stal99])
- Done from internal registers with all bits
 - implied bit included
- Add/subtract
 - more complex than multiplication
 - denormalize first one operand so that both have same exponent
- Multiplication/Division
 - handle mantissa and exponent separately

16.9.2002

Copyright Teemu Kerola 2002

31

FP Add or Subtract ⁽⁴⁾

- Check for zeroes 1.234 • 10⁴ + 4.444 • 10⁶
 - trivial if one or both operands zero
- Align mantissas 0.01234 • 10⁶ 4.444 • 10⁶
 - same exponent
- Add/subtract 4.45634 • 10⁶
 - carry?
 - ⇒ shift right and add increase exponent
- Normalize result 4.45634 • 10⁶
 - shift left, reduce exponent

16.9.2002

Copyright Teemu Kerola 2002

32

FP Special Cases


- Exponent overflow (ylivuoto)
 - above max Exception Or ±∞ ?
- Exponent underflow (alivuoto)
 - below min Exception or zero or denormalized?
- Mantissa (significant) underflow
 - in denormalizing may move bits too much right
 - all significant bits lost? Ooops, lost data!
- Mantissa (significant) overflow Fix it
 - result of adding mantissas may have carry

16.9.2002

Copyright Teemu Kerola 2002

33

FP Multiplication (Division) ⁽⁷⁾



16.9.2002

Copyright Teemu Kerola 2002

34

Rounding ⁽⁴⁾

- Guard bits 4.444 • 10⁶
 - extra padding with zeroes
 - used with computations only 4.44400 • 10⁶
 - computations with more accuracy than data
- | | | |
|--|--|-------------------------|
| $2.0 - 1.9999 \approx 1.000000 \bullet 2^1 - 0.1111111 \bullet 2^1$ | $= 1.000000 \bullet 2^1 - 1.111111 \bullet 2^0$ | normalised |
| 6 bit mantissa | | Align
mantis-
sas |
| $1.000000 \bullet 2^1$
- $0.111111 \bullet 2^1$
\hline
$= 0.000001 \bullet 2^1$ | $1.000000 \bullet 2^1$
- $0.111111 \bullet 2^1$
\hline
$= 0.000000 \bullet 2^1$ | |
| Different accuracy! | | 2 guard
bits |
| $= 0.000000 \bullet 2^1$ | $= 1.000000 \bullet 2^{-6}$ | |

16.9.2002

Copyright Teemu Kerola 2002

35

Rounding Choices ⁽⁴⁾

- 4 digit accuracy in memory? 3.1234 or -4.5678
- Nearest representable 3.123 or -4.568
 - Toward +∞ 3.124 or -4.567
 - Toward -∞ 3.123 or -4.568
 - Toward 0 3.123 or -4.567

16.9.2002

Copyright Teemu Kerola 2002

36

IEEE ∞ and NaN

- ∞
 - outside range of finite numbers
 - rules for arithmetic with ∞ : $\infty + \infty = \infty$, etc.
- NaN
 - invalid operation (E.g., $0.0/0.0$) can result to NaN or exception
 - user control
 - quiet NaN, or exception?
 - un-initialized data?
 - programming language support?

Table 9.6
(Tbl. 8.6 [Stal99])



16.9.2002

Copyright Teemu Kerola 2002

37

IEEE Denormalized Numbers ⁽⁴⁾

- Problem: What to do when can not normalize any more?
 - Exponent would underflow
- Answer: Denormalized representation
 - smallest representable exponent reserved for this purpose
 - mantissa is not normalized
 - smallest (closest to zero) value is now much smaller than with normalized representation




16.9.2002

Copyright Teemu Kerola 2002

38

-- End of Chapter 9: Arithmetic --



http://infopad.eecs.berkeley.edu/CIC/die_photos/

16.9.2002

Copyright Teemu Kerola 2002

39