

# Digital Logic

## Appendix A

Boolean Algebra

Gates

Combinatorial Circuits

Sequential Circuits

## Boolean Algebra

- George Boole
  - ideas 1854
- Claude Shannon,
  - apply to circuit design, 1938 (piirisuunnittelu)
- Describe digital circuitry function
  - programming language?
- Optimise given circuitry
  - use algebra (Boolean algebra) to manipulate (Boolean) expressions into simpler expressions

# Boolean Algebra

(tulo,  
yhteenlasku  
negaatio)

- Variables: A, B, C
- Values: TRUE (1), FALSE (0)
- Basic logical operations:
  - binary: AND ( $\bullet$ ), OR (+)
  - unary: NOT ( $\bar{\phantom{A}}$ )
- Composite operations, equations
  - precedence: NOT, AND, OR
  - parenthesis

$$A \bullet B = AB$$

$$B + C$$

$$\bar{A}$$

$$D = A + \bar{B} \bullet C = A + ((\bar{B})C)$$

(ja,  
tai,  
ei)

22.9.2003

Copyright Teemu Kerola 2003

3

# Boolean Algebra

- Other operations

– NAND  $A \text{ NAND } B = \text{NOT}(A \text{ AND } B) = \overline{AB}$

– NOR  $A \text{ NOR } B = \text{NOT}(A \text{ OR } B) = \overline{A + B}$

- Truth tables

- What is the result  
of the operation?

Table A.1

		Q	
		AND	0 1
		0	0 0
P	1	1	0 1

P	Q	P AND Q
0	0	0
0	1	0
1	0	0
1	1	1

22.9.2003

Copyright Teemu Kerola 2003

4

# Postulates, Identities in Boolean Algebra

- How can I manipulate expressions?
  - Simple set of rules?
- Basic identities
  - commutative laws
  - distributive laws
  - identity elements
  - inverse elements
  - associative laws
  - DeMorgan's theorem

Table A.2

(vaihdantalait)  
(osittelulait)  
(identiteetit)  
(vasta-alkiot)  
(liitntlait)  
(DeMorganin laki)

## Gates

(portit)

- Fundamental building blocks
  - easy to build [http://tech-www.informatik.uni-hamburg.de/  
applets/cmos/cmisdemo.html](http://tech-www.informatik.uni-hamburg.de/applets/cmos/cmisdemo.html)
  - implement basic Boolean algebra operations
- Combine to build more complex circuits
  - memory, adder, multiplier
- 1-3 inputs, 1 output



Fig. A.1

(yhteenlaskupiiri,  
kertolaskupiiri)


AND, OR, NOT,  
NAND, NOR

(viive)

1 ns? 10 ns? 0.1 ns?

# Functionally Complete Set

- Can build all basic gates (“and”, “or”, “not”) from a smaller set of gates
  - With “and”, “or”, “not” (trivial!)
  - With “and”, “not”
    - “or”?  $A + B = \overline{\overline{A} \bullet \overline{B}}$



- With “or”, “not”
- With “nand” alone
- With “nor”

Fig A.2

Fig A.3

## Combinational Circuits (3)

(yhdistelmä-piirit)

- Interconnected set of gates
  - change input, wait for gate delays, new output
- Output is Boolean function of input signals
  - m (binary, Boolean) inputs
  - n (binary, Boolean) outputs
- Described in three ways
  - describe function with *Boolean equations*  
one for each output  $F = \overline{ABC} + \overline{ABC} + ABC$
  - describe function with *truth table* Table A.3
  - describe implementation with graphical symbols for gates and wires Fig A.4

# Simplify Presentation (and Implementation) (3)

- Boolean equations

- Sum of products form (SOP)

$$F = \overline{ABC} + \overline{ABC} + ABC$$

Fig A.4

- Product of sums form (POS)

$$F = (A + B + C) \bullet (A + B + \overline{C}) \bullet (\overline{A} + B + C) \\ \bullet (\overline{A} + B + \overline{C}) \bullet (\overline{A} + \overline{B} + \overline{C})$$

Fig A.5

Boolean  
algebra

Which presentation is better?

Fewer gates? Smaller area on chip?

Smaller circuit delay? Faster?

## Algebraic Simplification

- Circuits become too large to handle?
- Use basic identities to simplify Boolean expressions

$$F = \overline{ABC} + \overline{ABC} + ABC \\ = \overline{AB} + \overline{BC} = B(\overline{A} + \overline{C})$$

Fig A.4

Fig A.6

- May be difficult to do
- How to do it automatically?
- Build a program to do it “best”?

$$f = \overline{abcd} + \overline{ab}cd + ab\overline{c}\overline{d} + ab\overline{c}d \\ + abcd + abc\overline{d} + \overline{abc}d + \overline{ab}cd$$

# Karnaugh Map Squares

- Each square represents complete input value combination

– canonical form: each term has each variable once

– adjacent squares differ only in one input value  
(wrap around)

*Square for input value combination*

$$\overline{ABCD} = 1001$$

CD \ AB	00	01	11	10	order!!
00	0000	0001	0011	0010	
01	0100	0101	0111	0110	
11	1100	1101	1111	1110	
10	1000	1001	1011	1010	

# Karnaugh Maps


- Represent Boolean function (I.e., circuit) truth table in another way

– each square is **one product** in sums-of-products (SOP) presentation

– value is **one** (1) iff corresponding input values give value 1, o/w value is “empty”


– I.e., value is 1 iff function value for those input values is one

Fig A.7



# Karnaugh Map Simplification <sup>(3)</sup>

- Starting point:
  - Adjacent squares differ only in one input variable value



22.9.2003

Copyright Teemu Kerola 2003

13

## Using Karnaugh Maps to Minimize Boolean Functions <sup>(8)</sup>


Original function

$$f = \overline{abcd} + \overline{ab\bar{c}\bar{d}} + ab\overline{cd} + ab\overline{c}\overline{d} + \overline{abc}\overline{d} + ab\overline{c}\overline{d} + \overline{ab}\overline{cd} + \overline{ab}\overline{c}\overline{d}$$

Canonical form (now already there)

Karnaugh Map

Find smallest number of circles, each with largest number ( $2^j$ ) of 1's



Select parameter combinations corresponding to the circles

Get reduced function  $f = bd + ac + ab$


22.9.2003

Copyright Teemu Kerola 2003

14

# Impossible Input Variable Combinations

- What if some input combinations can never occur?
  - Mark them "**don't care**" or "d"
  - treat them as 0 or 1, whichever is best
  - more room to optimize




22.9.2003

Copyright Teemu Kerola 2003

15

Example: Circuit to add 1 (mod 10) to 4-bit BCD decimal number  $(_4)$



Truth table?

Table A.4

Karnaugh maps for W, X, Y and Z?

Fig. A.10

22.9.2003

Copyright Teemu Kerola 2003

16

## Quine-McKluskey Method

- Another method to minimise Boolean expressions
- Why?
  - Karnaugh maps become complex with 6 input variables
- Quine-McKluskey method
  - tabular method
  - automatically suitable for programming
  - details skipped

## Luque Method

- Another method to minimise Boolean expressions
- Based on dividing circle in different ways
- Can be fractally expanded to infinitely many variables
- Interesting, but not part of this course
- Details skipped

See [http://www.cs.helsinki.fi/Teemu.Kerola/tikra/artikelit/d\\_luque\\_1.pdf](http://www.cs.helsinki.fi/Teemu.Kerola/tikra/artikelit/d_luque_1.pdf)  
(September 2003)

# Basic Combinational Circuits

- Building blocks for more complex circuits
  - Multiplexer
  - Encoders/decoder
  - Read-Only-Memory
  - Adder

## Multiplexers (2)

- Select one of many possible inputs to output
  - black box Fig A.12
  - simple truth table Tbl A.7
  - implementation Fig A.13
- Each input/output “line” can be many parallel lines
  - select one of three 16 bit values Fig A.14
    - $C_{0..15}$ ,  $IR_{0..15}$ ,  $ALU_{0..15}$
  - simple extension to one line selection
    - lots of wires, plenty of gates ...

# Encoders/Decoders

- Only one of many Encoder input or Decoder output lines can be 1
- Encode that line number as output
  - hopefully less pins (wires) needed this way
  - optimise for space, not for time
  - Example:
    - encode 8 input wires with 3 output pins
    - route 3 wires around the board
    - decode 3 wires back to 8 wires at target

Fig A.15



22.9.2003

Copyright Teemu Kerola 2003

21

## Read-Only-Memory (ROM) <sup>(4)</sup>

- Given input values, get output value
  - Like multiplexer, but with fixed data
- Consider input as address, output as contents of memory location
- Truth tables for a ROM
  - 64 bit ROM
  - 16 words, each 4 bits wide

Table A.8

$$\text{Mem (7)} = 4$$

$$\text{Mem (11)} = 14$$

- Implementation with decoder & or gates


22.9.2003

Copyright Teemu Kerola 2003


22

## Adders (4)

1-bit adder



1-bit adder with carry



Implementation

Table A.9, Fig A.22

Build a 4-bit adder from four 1-bit adders

Fig A.21

# Sequential Circuit


(sarjalliset piirit)

- Circuit has (modifiable) internal state
- Output of circuit depends (also) on internal state
  - not only from current inputs
  - output =  $f_o$  (input, state)
  - new state =  $f_s$  (input, state)
- Processor control, registers, memory


## Flip-Flop

(kiikku)

- 2 states for Q (0 or 1, true or false)
- 2 outputs  $Q$  and  $\bar{Q}$ 
  - complement values
  - both always available on different pins
- Need to be able to change the state (Q)




# S-R Flip-Flop or S-R Latch <sub>(3)</sub> (laituri)



“Write 1” = “set S=1 for a short time” = “set” 1  
0

“Write 0” = “set R=1 for a short time” = “reset”


$$\begin{aligned} \text{nor } (0, 0) &= 1 \\ \text{nor } (0, 1) &= 0 \\ \text{nor } (1, 0) &= 0 \\ \text{nor } (1, 1) &= 0 \end{aligned}$$



## S-R Latch Stable States <sub>(3)</sub>


- 1 bit memory (value = value of Q)
- bi-stable, when R=S=0
  - Q=0?
  - Q=1?

$$\begin{aligned} \text{nor } (0, 0) &= 1 \\ \text{nor } (0, 1) &= 0 \\ \text{nor } (1, 0) &= 0 \\ \text{nor } (1, 1) &= 0 \end{aligned}$$




# S-R Latch Set (1) and Reset (0) <sub>(n)</sub>

Write 1: S=0 → 1 → 0



Write 0: R=0 → 1 → 0



nor (0, 0) = 1  
nor (0, 1) = 0  
nor (1, 0) = 0  
nor (1, 1) = 0

## Clocked Flip-Flops

- State change can happen only when clock is 1
  - more control on state changes
- Clocked S-R Flip-Flop Fig. A.26
- D Flip-Flop Fig. A.27
  - only one input D
    - D = 1 and CLOCK → write 1
    - D = 0 and CLOCK → write 0
- J-K Flip-Flop Fig. A.28
  - Toggle Q when J=K=1 Fig. A.29

## Registers <sup>(2)</sup>

- Parallel registers
  - read/write
  - CPU user registers
  - additional internal registers
- Shift Registers
  - shifts data 1 bit to the right
  - serial to parallel?
  - ALU operation?
  - rotate?

Fig. A.30

Fig. A.31

## Counters <sup>(4)</sup>

- Add 1 to stored counter value
- Counter
  - parallel register plus increment circuits
- Ripple counter
  - asynchronous
  - increment least significant bit, and handle “carry” bit as far as needed
- Synchronous counter
  - modify all counter flip-flops simultaneously
  - faster, more complex, more expensive

# Summary


- Boolean Algebra → Gates → Circuits
  - can implement all with NANDs or NORs
  - simplify circuits: Karnaugh,  
Quine-McCluskey, Luque, ...
- Components for CPU design
  - ROM, adder
  - multiplexer, encoder/decoder
  - flip-flop, register, shift register, counter

22.9.2003

Copyright Teemu Kerola 2003

33

-- End of Appendix A: Digital Logic --  
Simple processor



[http://www.gamezero.com/team-0/articles/math\\_magic/micro/stage4.html](http://www.gamezero.com/team-0/articles/math_magic/micro/stage4.html)

22.9.2003

Copyright Teemu Kerola 2003

34