

Luento 3

## Tietokoneen rakenne

# Digital logic

Stallings: Appendix B

- n Boolean Algebra
- n Combinational Circuits
- n Simplification
- n Sequential Circuits

Tietokoneen rakenne / 2006 / Teemu Kerola
29.8.2006
Luento 3 - 1


## Tietokoneen rakenne

# Boolean Algebra

Tietokoneen rakenne / 2006 / Teemu Kerola
29.8.2006
Luento 3 - 2

## Boolean Algebra

- n George Boole
  - u ideas 1854
- n Claude Shannon
  - u apply to circuit design, 1938
  - u "father of information theory"



**Topics:**

- n Describe digital circuitry function (piirisuunnittelu)
  - u programming language?
- n Optimise given circuitry
  - u use algebra (Boolean algebra) to manipulate (Boolean) expressions into simpler expressions

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 3

## Boolean Algebra

- n Variables: A, B, C
- n Values: TRUE (1), FALSE (0)
- n Basic logical operations:
  - u binary: AND ( $\cdot$ )  $A \cdot B = AB$  ja, tulo,
  - OR ( $+$ )  $B + C$  tai, yhteenlasku,
  - u unary: NOT ( $\bar{\phantom{A}}$ )  $\bar{A}$  ei negaatio
- n Composite operations, equations
  - u precedence: NOT, AND, OR
  - u parenthesis
$$D = A + \bar{B} \cdot C = A + ((\bar{B})C)$$

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 4

## Boolean Algebra

- n Other operations
  - u NAND  $A \text{ NAND } B = \text{NOT}(A \text{ AND } B) = \overline{AB}$
  - u NOR  $A \text{ NOR } B = \text{NOT}(A \text{ OR } B) = \overline{A + B}$
- n Truth tables
  - u What is the result of the operation?

P	Q	NOT P	P AND Q	P OR Q	P XOR Q	P NAND Q	P NOR Q
0	0	1	0	0	0	1	1
0	1	1	0	1	1	1	0
1	0	0	0	1	1	1	0
1	1	0	1	1	0	0	0

(Sta06 Table B.1)

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 5

## Postulates and Identities

- n How can I manipulate expressions?
  - u Simple set of rules?

Basic Postulates		
$A \cdot B = B \cdot A$	$A + B = B + A$	Commutative Laws
$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$	$A + (B \cdot C) = (A + B) \cdot (A + C)$	Distributive Laws
$1 \cdot A = A$	$0 + A = A$	Identity Elements
$A \cdot \bar{A} = 0$	$A + \bar{A} = 1$	Inverse Elements
Other Identities		
$0 \cdot A = 0$	$1 + A = 1$	
$A \cdot A = A$	$A + A = A$	
$A \cdot (B \cdot C) = (A \cdot B) \cdot C$	$A + (B + C) = (A + B) + C$	Associative Laws
$\overline{A \cdot B} = \bar{A} + \bar{B}$	$\overline{A + B} = \bar{A} \cdot \bar{B}$	DeMorgan's Theorem

(Sta06 Table B.2)

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 6

## Gates (veräjät / portit)

- n Implement basic Boolean algebra operations
- n Fundamental building blocks
  - u 1 or 3 inputs, 1 output
- n Combine to build more complex circuits
  - u memory, adder, multiplier, ... yhteenlaskupiiri, kertolaskupiiri
- n Gate delay
  - u change inputs, after gate delay new output available
  - u 1 ns? 10 ns? 0.1 ns?

(extra material)
Sta06 Fig B.1

Tietokoneen rakenne / 2006 / Teemu Kerola
29.8.2006
Luento 3 - 7

## Functionally Complete Set funktionaalisesti täydellinen joukko


- n Can build all basic gates (AND, OR, NOT) from a smaller set of gates
  - u With AND, NOT
  - u With OR, NOT
  - u With NAND alone
  - u With NOR alone

$$A + B = \overline{\overline{A} \cdot \overline{B}}$$

OR

Sta06 Fig B.2, B.3

Tietokoneen rakenne / 2006 / Teemu Kerola
29.8.2006
Luento 3 - 8




## Combinational Circuits

yhdistelmäpiirit

- n **Interconnected set of gates**
  - u m inputs, n outputs
  - u change inputs, wait for gate delays, new outputs
- n **Each output**
  - u depends on combination of input signals
  - u can be expressed as Boolean function of inputs
- n **Function can be described in three ways**
  - u with Boolean equations (one equation for each output)
  - u with truth table
  - u with graphical symbols for gates and wires

Tietokoneen rakenne / 2006 / Teemu Kerola
29.8.2006
Luento 3 - 9



## Describing the Circuit

- n **Boolean equations**

$$F = \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C}$$
- n **Truth table**

inputs			-> output <-
A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

(Sta06 Table B.3)
- n **Graphical symbols** Sta06 Fig B.4

Tietokoneen rakenne / 2006 / Teemu Kerola
29.8.2006
Luento 3 - 10

## Tietokoneen rakenne

# Simplification

Piirin yksinkertaistaminen

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 11

## Simplify Presentation (and Implementation)

- n Boolean equations
  - u Sum of products form (SOP) Sta06 Table B.3
  - $$F = \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C}$$
  - u Product of sums form (POS) Sta06 Fig B.4
  - $$F = (A+B+C) \cdot (A+B+\overline{C}) \cdot (\overline{A}+B+C) \cdot (\overline{A}+B+\overline{C}) \cdot (\overline{A}+\overline{B}+\overline{C})$$

) Boolean algebra

Sta06 Fig B.5

- n Which presentation is better?
  - u Fewer gates? Smaller area on chip?
  - u Smaller circuit delay? Faster?

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 12

## Algebraic Simplification

- n Circuits become too large to handle?
- n Use basic identities to simplify Boolean expressions

$$F = \overline{A}BC + A\overline{B}C + ABC$$

$$= \overline{A}B + BC = B(\overline{A} + C)$$

Sta06 Fig B.4  
Sta06 Fig B.6

- n May be difficult to do
- n How to do it automatically?
- n Build a program to do it "best"?

$$f = \overline{a}bcd + abcd + abc\overline{d} + abcd + abc\overline{d} + abc\overline{d} + abc\overline{d}$$

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 13

## Karnaugh Map

- n Represent Boolean function (i.e., circuit) truth table in another way
  - u Use canonical form: each term has each variable once
  - u Use SOP presentation
- n Karnaugh map squares
  - u Each square is one product (input value combination)
  - u Value is one (1) iff the product is present  
o/w value is "empty"

AB

00	01	11	10
	1		1

(a)  $F = A\overline{B} + \overline{A}B$

BC

00	01	11	10
		1	1
			1

(b)  $F = \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C}$

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 14

## Karnaugh Map

- Adjacent squares differ only in one input value (wrap around)
- Square for input combination  $\overline{A}\overline{B}\overline{C}D = 1001$

(c)  $F = \overline{A}\overline{B}\overline{C}D + \overline{A}B\overline{C}D + A\overline{B}\overline{C}D$

(Sta06 Fig B.7)

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 15

## Karnaugh Map Simplification

- If adjacent squares have value 1, input values differ only in one variable
- Value of that variable is irrelevant (when all other input variables are fixed for those squares)
- Can ignore that variable for those expressions
  - $\dots + \overline{A}\overline{B}\overline{C}D + \overline{A}B\overline{C}D + \dots$  ignore  $\overline{C}$   $\dots + \overline{A}BD + \dots$

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 16



### Using Karnaugh Maps to Minimize Boolean Functions (8)

Original function  $f = \overline{a}bcd + a\overline{b}cd + ab\overline{c}d + abc\overline{d} + abcd + abc\overline{d} + a\overline{b}cd + \overline{a}bcd$

Canonical form (already OK)

Karnaugh Map

Find smallest number of circles, each with largest number (2<sup>i</sup>) of 1's

- can wrap-around

Select parameter combinations corresponding to the circles

Get reduced function  $f = bd + ac + ab$

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 17


### Impossible Input Variable Combinations

What if some input combinations can never occur?

- Mark them "don't care", "d"
- treat them as 0 or 1, whichever is best for you
- more room to optimize

Treat as 1  $f = bd + a$

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 18


**Example: Circuit to add 1 (mod 10) to 4-bit BCD decimal number <sup>(3)</sup>**


$5 = 0101 \rightarrow$  ?  $\rightarrow 0110 = 6$

$9 = 1001 \rightarrow$  ?  $\rightarrow 0000 = 0$

$\left. \begin{matrix} A \\ B \\ C \\ D \end{matrix} \right\} \rightarrow$  ?  $\rightarrow \begin{matrix} W \\ X \\ Y \\ Z \end{matrix}$

n Truth table?  
 n Karnaugh maps for W, X, Y and Z?

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 19



**Example cont.: Truth Table**

**Truth Table for the One-Digit Packed Decimal Incrementer**

Number	Input				Number	Output			
	A	B	C	D		W	X	Y	Z
0	0	0	0	0	1	0	0	0	1
1	0	0	0	1	2	0	0	1	0
2	0	0	1	0	3	0	0	1	1
3	0	0	1	1	4	0	1	0	0
4	0	1	0	0	5	0	1	0	1
5	0	1	0	1	6	0	1	1	0
6	0	1	1	0	7	0	1	1	1
7	0	1	1	1	8	1	0	0	0
8	1	0	0	0	9	1	0	0	1
9	1	0	0	1	0	0	0	0	0
Don't care con- dition	1	0	1	0		d	d	d	d
	1	0	1	1		d	d	d	d
	1	1	0	0		d	d	d	d
	1	1	0	1		d	d	d	d
	1	1	1	0		d	d	d	d
	1	1	1	1		d	d	d	d

(Sta06 Table B.4)

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 20

 Example cont: Karnaugh Map

		CD			
		00	01	11	10
AB	00				
	01			1	
	11	d	d	d	d
	10	1		d	d

(a)  $W = A\bar{D} + \bar{A}BCD$

		CD			
		00	01	11	10
AB	00			1	
	01	1	1		1
	11	d	d	d	d
	10			d	d

(b)  $X = B\bar{D} + B\bar{C} + BCD$

		CD			
		00	01	11	10
AB	00		1		1
	01		1		1
	11	d	d	d	d
	10			d	d


(c)  $Y = \bar{A}\bar{C}D + \bar{A}C\bar{D}$

		CD			
		00	01	11	10
AB	00	1			1
	01	1			1
	11	d	d	d	d
	10	1		d	d

(d)  $Z = \bar{D}$


(Sta06 Fig B.10)

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 21

 Other Methods to simplify Boolean expressions

- n Why?
  - u Karnaugh maps become complex with 6 input variables
- n Quine-McKluskey method
  - u Tabular method
  - u Automatically suitable for programming
- n Luque Method
  - u Based on dividing circle in different ways
  - u Can be fractally expanded to infinitely many variables
- n Interesting, but not part of this course
- n Details skipped

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 22




## Tietokoneen rakenne

# Basic Combinatorial Circuits

Building blocks for more complex circuits

- u Multiplexer
- u Encoders/decoder
- u Read-Only-Memory
- u Adder

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 23



## Multiplexers

- n **Select one of many possible inputs to output**
  - u black box Sta06 Fig B.12
  - u truth table Sta06 Table B.7
  - u implementation Sta06 Fig B.13
- n **Each input/output "line" can be many parallel lines**
  - u select one of three 16 bit values
    - §  $C_{0..15}$ ,  $IR_{0..15}$ ,  $ALU_{0..15}$
  - u simple extension to one line selection Sta06 Fig B.14
    - § lots of wires, plenty of gates ...

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 24

## Encoders/Decoders

- n Only one of many Encoder input or Decoder output lines can be 1
- n Encode that line number as output
  - u hopefully less pins (wires) needed this way
  - u optimise for space, not for time
  - u Example:
    - § encode 8 input wires with 3 output pins
    - § route 3 wires around the board
    - § decode 3 wires back to 8 wires at target

Sta06 Fig B.15

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 25

## Read-Only-Memory (ROM) (5)

- n Given input values, get output value
  - u Like multiplexer, but with fixed data
- n Consider input as address, output as contents of memory location
- n Example
  - u Truth tables for a ROM Sta06 Table B.8 Mem (7) = 4
    - § 64 bit ROM
    - § 16 words, each 4 bits wide
  - u Implementation with decoder & or gates Sta06 Fig B.20 Mem (11) = 14

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 26

## Adders

1-bit adder

$A=1 \rightarrow$   $B=0 \rightarrow$   $\boxed{?}$   $\rightarrow$  Carry=0  
 $\rightarrow$  Sum=1

1-bit adder with carry

Carry=1  $\rightarrow$   $A=1 \rightarrow$   $B=0 \rightarrow$   $\boxed{?}$   $\rightarrow$  Carry=1  
 $\rightarrow$  Sum=0

Implementation [Sta06 Table B.9, Fig B.22](#)

Build a 4-bit adder from four 1-bit adders [Sta06 Fig B.21](#)

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 27

## Tietokoneen rakenne

# Sequential Circuits

sarjalliset piirit

- u Flip-Flop
- u S-R Latch
- u Registers
- u Counters

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 28




## Sequential Circuit (sarjallinen piiri)

- n Circuit has (modifiable) internal state
  - u remembers its previous state
- n Output of circuit depends (also) on internal state
  - u not only from current inputs
  - u output =  $f_o(\text{input}, \text{state})$
  - u new state =  $f_s(\text{input}, \text{state})$
- n Circuits needed for
  - u processor control
  - u registers
  - u memory



## Flip-Flop (kiikku)

- n 2 states for Q (0 or 1, true or false)
- n 2 outputs
  - u complement values
  - u both always available on different pins
- n Need to be able to change the state (Q)



## S-R Flip-Flop or S-R Latch

Usually both 0

S = "SET" = "Write 1" = "set S=1 for a short time"  
 R = "RESET" = "Write 0" = "set R=1 for a short time"

nor (0, 0) = 1	
nor (0, 1) = 0	
nor (1, 0) = 0	
nor (1, 1) = 0	

Tietokoneen rakenne / 2006 / Teemu Kerola
29.8.2006
Luento 3 - 31

## S-R Latch Stable States (4)

**1 bit memory (value = value of Q)**  
**bi-stable, when R=S=0**

- u Q=0?
- u Q=1?

nor (0, 0) = 1	
nor (0, 1) = 0	
nor (1, 0) = 0	
nor (1, 1) = 0	

u output =  $f_o(\text{input, state})$ ,  
 u state =  $f_s(\text{input, state})$

Tietokoneen rakenne / 2006 / Teemu Kerola
29.8.2006
Luento 3 - 32



## S-R Latch Set (=1) and Reset (=0) (17)

**Write 1: S= 0 → 1 → 0**

**Write 0: R= 0 → 1 → 0**

nor (0, 0) = 1  
 nor (0, 1) = 0  
 nor (1, 0) = 0  
 nor (1, 1) = 0

nor(0,0)=1  
R=0 Q=1  
S=0 0  
nor(1,1)=0

nor(1,1)=0  
R=0 Q=0  
S=0 1  
nor(0,0)=1

Tietokoneen rakenne / 2006 / Teemu Kerola
29.8.2006
Luento 3 - 33

## Clocked Flip-Flops

- n State change can happen only when clock is 1
  - u more control on state changes
- n Clocked S-R Flip-Flop Sta06 Fig B.26
- n D Flip-Flop Sta06 Fig B.27
  - u only one input D
    - § D = 1 and CLOCK ž write 1
    - § D = 0 and CLOCK ž write 0
- n J-K Flip-Flop Sta06 Fig B.28
  - u Toggle Q when J=K=1


S  
Clock  
R  
Q̄  
Q

Tietokoneen rakenne / 2006 / Teemu Kerola
29.8.2006
Luento 3 - 34

## Registers

- n Parallel registers
  - u read/write
  - u CPU user registers
  - u additional internal registers
- n Shift Registers
  - u shifts data 1 bit to the right
  - u serial to parallel?
  - u ALU ops?
  - u rotate?

Sta06 Fig B.30




(Sta06 Fig B.31)

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 35

## Counters

- n Add 1 to stored counter value
- n Counter
  - u parallel register plus increment circuits
- n Ripple counter (aalto, viive)
  - u asynchronous
  - u increment least significant bit, and handle "carry" bit as far as needed
- n Synchronous counter
  - u modify all counter flip-flops simultaneously
  - u faster, more complex, more expensive

Sta06 Fig B.32



A four-bit synchronous "up" counter

(http://www.allaboutcircuits.com)

Tietokoneen rakenne / 2006 / Teemu Kerola 29.8.2006 Luento 3 - 36




## Summary

- n **Boolean Algebra & Gates & Circuits**
  - u can implement all with NANDs or NORs
  - u simplify circuits:
    - § Karnaugh, (Quine-McKluskey, Luque, ...)
- n **Components for CPU design**
  - u ROM, adder
  - u multiplexer, encoder/decoder
  - u flip-flop, register, shift register, counter



-- End of Appendix B: Digital Logic --

## Simple processor



[http://www.gamezero.com/team-0/articles/math\\_magic/micro/stage4.html](http://www.gamezero.com/team-0/articles/math_magic/micro/stage4.html)



## Kertauskysymyksiä

- n DeMorganin laki?
- n Miten boolean funktio minimoidaan Karnaugh kartan avulla?
- n Mitä eroa sarjallisessa piirissä on verrattuna "normaaliin" kombinatoriseen piiriin?
- n Miten S-R kiikku toimii?