


Computer System Overall Structure

Ch 1-7



Overall picture

Refresh Computer Org I (TiTo)

Computer System

- Data movement, storage, and processing
 - Figs 1.3, 1.4
- Control
 - Figs 1.5, 1.6, 3.2, 3.3, 3.9
- System and I/O Buses
- Internal and external memories
- Input/output systems
- Operating Systems support

System & I/O Buses






- See Fig 3.18
- Local (internal, memory) bus (sisäinen väylä)
 - inside CPU chip
 - connects CPU to cache
- System bus (systemiväylä)
 - connects CPU to memory
- I/O bus (I/O väylä)
 - connects CPU & memory to I/O devices
- Implementation details later on

Internal and External Memories


- Memory hierarchy (muistihierarkia)
 - Fig. 4.1
 - Registers, L1 Cache, L2 Cache
 - Main memory, Disk cache
 - Disk, Optical, Tape
 - File server (local, via LAN)
 - Remote server (via WWW?)
- Storage capacity vs. access time (saantiaika)
 - Fig. 4.3 (from 4th Edition, 1996)

HW Speed Parallel (5)

Register, on-chip cache, memory, disk, and tape speeds relative to times locating cheese for the cheese cake you are baking...

<i>hand</i>	<i>table</i>	<i>refridgerator</i>	<i>moon</i>	<i>Europa (Jupiter)</i>
				
0.5 sec <i>(register)</i>	1 sec <i>(cache)</i>	10 sec <i>(memory)</i>	12 days <i>(disk)</i>	4 years <i>(tape)</i>

Input/Output Systems (3)



- Three categories

- I/O with people

Video display, joy-stick, ...

- I/O with machines


CD, disk, ...

- Communication

Ethernet, token ring, ...

I/O Module (Device Controller)

- Fig. 6.4



Direct vs. Interrupt-driven I/O

- Direct, I.e., programmed I/O (suora I/O)
 - CPU controls I/O directly
 - CPU spins (waits) while I/O device works
 - I/O device transfers one word at a time
- Interrupt-driven I/O (keskeyttävä I/O)
 - CPU gives one I/O command, does a process switch, and continues with some other work
 - when I/O is done, I/O controller interrupts the CPU, and original process is made ready to run again

Direct vs. Interrupt-driven I/O (contd)

- Direct Memory Access (DMA)
 - I/O controller can directly access memory
 - interrupt CPU only after (a big) block transfer
- I/O channels and I/O processors
 - I/O controller is smart
 - I/O controller manages complete I/O jobs
 - each with many DMA transfers?
 - many I/O jobs in queue at a time?

Memory-Mapped I/O (muistiinkuvattu I/O)

- Each device controlled via device registers
 - data, status, control (laiterekisterit)
- Device registers are addressed similarly as memory
 - with normal read/write instructions (vs. specific machine instructions for I/O)
 - device controller acts also as a memory card
- Device registers are physically located in the device controller which recognises certain memory addresses belonging to it


SCSI - Small Computer System Interconnect

- Parallel data interface
 - 8,16, or 32 parallel data lines (wires)
 - 9 control lines
- Max 7 devices
- Arbitration
 - select who can use
 - the one with the highest priority wins
 - priority = SCSI id selected for the device

Operating Systems Support


- User/computer interface
– Fig. 7.1
(käyttöliittymä)
- Resource manager
– Fig. 7.2
(resurssien hallinta)
- Process states
– fig. 7.8
(prosessin tilat)
- Process Control Block (PCB)
– fig. 7.9
(prosessin kontrollilohko)

Processor States




- User mode (normal mode) (käyttäjätila)
 - can use only non-privileged instructions
 - can access only memory in user-space
- Kernel mode (privileged mode) (etuoikeutettu tila)
 - can use all machine instructions, including privileged instructions (etuoikeutetut konekäskyt)
 - can access all memory, including kernel memory (KJ:n ytimen omat muistialueet)

Changing Processor Mode



- User mode → kernel mode
 - interrupt or explicit SVC instruction
 - interrupt handler checks for rights to change mode (keskeytyskäsitteijä)
- Kernel mode → user mode
 - privileged machine instruction
 - return from interrupt (e.g., IRET)
 - returns control & restores previous mode

End of Chapter 1-7: Intro



9.9.1999

Copyright Teemu Kerola 1999

15