

## System Buses


### Ch 3

Computer Function  
Interconnection  
Structures  
Bus Interconnection  
PCI Bus

27.10.1999 Copyright Teemu Kerola 1999 1

## Computer Function

- von Neumann architecture
  - memory contains both instruction and data
- Fetch-Execute Cycle
  - Figs 3.3, 3.9




(käskyn nouto ja suoritus sykli)

27.10.1999 Copyright Teemu Kerola 1999 2

## I/O control


- CPU executes instructions and with those instructions guides I/O modules
  - control and data registers in I/O modules
  - I/O modules give feedback to CPU with control and data registers, but only when CPU is reading them!



27.10.1999 Copyright Teemu Kerola 1999 3

## I/O Control


- Interrupts allow I/O modules to give feedback to CPU even when CPU is doing something else
- DMA allows I/O modules to access memory without CPU's help



interrupt signal  
wake up,  
I have great news!

27.10.1999 Copyright Teemu Kerola 1999 4

## von Neumann Bottleneck




(von Neumann pullonkaula)

- All components communicate via system bus
- Each component has its own inputs/outputs
  - Fig. 3.15
  - System bus must support them all
  - Fig. 3.16

27.10.1999 Copyright Teemu Kerola 1999 5

## System Bus


- 50-100 lines (wires)
  - address
  - data
  - control
  - other: power, ground, clock
- Performance
  - bandwidth, how many bits per sec? (väyläkapasiteetti)
  - propagation delay? (päästä päähän viive)



27.10.1999 Copyright Teemu Kerola 1999 6

### Bus Configurations


- One bus alone
  - might be very long
  - serious von Neumann bottleneck
  - all devices use similar speeds
  - slowest device dominates?
- Hierarchy of buses
  - can maximize speed for limited access (closer to CPU)
  - lower speed general access I/O (far from CPU)



27.10.1999 Copyright Teemu Kerola 1999 7

### Hierarchy of Buses


Typical Pentium II system



PCI to SCSI bridge (Tanenbaum, Structured Computer Organization, 4th Ed.)

27.10.1999 Copyright Teemu Kerola 1999 8

[ LX6 ] - Pentium®II Processor Based Motherboard



<http://www.abit-usa.com/english/product/index.htm>

27.10.1999 Copyright Teemu Kerola 1999 9

### Bus Design Features (3)

- Bus type
  - dedicated, multiplexed (aikavuorottelu)
- Arbitration method
  - centralised, distributed (keskitetty, hajautettu)
  - bus controller, arbiter (vuoronantaja)
- Timing
  - synchronous: all same speed
  - asynchronous: also different speed devices (epäsynchroninen)
  - See examples on next slides

27.10.1999 Copyright Teemu Kerola 1999 10

### Synchronous Timing (5)




Fig. 3.19 (a)

27.10.1999 Copyright Teemu Kerola 1999 11

### Asynchronous Timing (9)




Fig. 3.19 (b)

27.10.1999 Copyright Teemu Kerola 1999 12

**Bus Design Features (cont)**

- Bus width
  - address, data
- Data transfer types, Fig. 3.20
  - read, write
    - multiplexed & non-multiplexed operations
  - read-modify-write
    - E.g., for indivisible increments (multiproc. env.)
  - read-after-write
    - E.g., for check that write succeeds (multiproc. env.)
  - block
    - long delay for interrupt handling?

27.10.1999 Copyright Teemu Kerola 1999 13

**Example Bus: Industry Standard Architecture (ISA, or PC-AT)**

- Bus type: dedicated
- Arbitration method: single bus master
- Timing: asynchronous
  - own 8.33 MHz clock,
  - 15.9 MBps max data rate, 5.3 MBps in practice
- Bus width: address 32, data 16
- Data transfer type
  - read, write, read block, write block

27.10.1999 Copyright Teemu Kerola 1999 14

27.10.1999 Copyright Teemu Kerola 1999 15

**Example: Peripheral Component Interconnect (PCI) Bus**

- Bus type: multiplexed
- Arbitration method: centralised arbiter
- Timing: synchronous, own 33 MHz clock
  - 2.122 Gbps (265 MBps) max data rate
- Bus width: address/data 32 (64), signal 17
- Data transfer type
  - read, write, read block, write block
- max 16 slots (devices)

27.10.1999 Copyright Teemu Kerola 1999 16

**PCI Configurations**

- Fig. 3.21
- Bridge to internal/system bus allows them to be faster

27.10.1999 Copyright Teemu Kerola 1999 17

**PCI Bus  
49 Mandatory Signals**

- 32 pins for address/data, time multiplexed
  - 1 parity pin
- 4 pins for command type/byte enable
  - E.g., 0110/1111 = memory read/all 4 bytes
- System (2): clock, reset
- Transaction timing & coordination (6)
- Arbitration pins (2 for each device) to PCI bus arbiter: REQ, GNT
- Error pins (2): parity, system

27.10.1999 Copyright Teemu Kerola 1999 18

### PCI Bus 41 Optional Signals

- Request interrupt pins (4 pins for each dev)
- Cache support pins (2) for snoopy cache protocols
- 32 pins for additional multiplexed address/data
  - plus 7 control/parity pins
- 5 test pins

27.10.1999 Copyright Teemu Kerola 1999 19

### PCI Bus Transaction


- Bus activity is in separate transactions
- Each transaction preceded by arbitration
  - central arbiter (e.g., First-In-First-Out)
  - Fig. 3.23
  - determines initiator/master for transaction
- Transaction is executed
- Bus is marked “ready” for next transaction

27.10.1999 Copyright Teemu Kerola 1999 20

### PCI Transaction Types

- Interrupt Acknowledge
  - READ interrupt parameter (e.g., subtype) for interrupt handler
- Special Cycle
  - broadcast message to many targets
- Configuration Read/Write
  - Read/Update (Write) device configuration data
- Dual Address Cycle
  - use 64 bit addresses in this transaction
- I/O or memory read/write (line, multiple)

27.10.1999 Copyright Teemu Kerola 1999 21





a) start trans frame, set addr, set trans. type	d) ack address, set data, indicate valid data	set & indicate data data ready, read
b) recognise address, find data	e) sel next bytes	g) not ready: hold
c) select bytes, indicate ready to receive	f) need more time, indicate not valid data	h) ready for last block: end frame and stop hold

data ready, read    get ready for next    get ready for next

27. All ready for new transaction    All ready for new transaction

27.10.1999 Copyright Teemu Kerola 1999 27





-- End of Chapter 3: System Buses --



(PCI card - connectors also on other side, some pins not used by this card)

27.10.1999

Copyright Teemu Kerola 1999

26