

581365-8 Computer Organization II (Tietokoneen rakenne)

Teemu Kerola
University of Helsinki
Department of Computer Science

Fall 2001

03/09/2001

Copyright Teemu Kerola 2001

1



Course Focus

- Understand basic computer system design from the user (human, OS, compiler) viewpoint as well as from the designer viewpoint.
- Understand how a simple hardware clock signal makes a computer to execute programs.

03/09/2001

Copyright Teemu Kerola 2001

2



Notice

- These slides are made to support lectures and to be used with the text book.
- They do NOT include everything that is covered in the lectures.
- They are NOT a replacement for a text book.
- If you need a self-contained presentation, please use the text book.

03/09/2001

Copyright Teemu Kerola 2001

5

Motto



- “It is not good exercise,
if you do not sweat”

(“Kunto ei nouse, jos ei tule hiki”)

03/09/2001

Copyright Teemu Kerola 2001

6



WWW Information

- Course home page
http://www.cs.helsinki.fi/Teemu.Kerola/tikra/
- This semester schedule
.../tikra/S2001/aikataulu.html
- Lectures *.../luennot/*
- Homeworks *.../laskuharj/*
- Old exams *.../tikra/kokeet/*
- Newsgroup *hy.opiskelu.tktl.tikra*

03/09/2001

Copyright Teemu Kerola 2001

9


**Comp. Org. I
(TiTo,
Tietokoneen
toiminta)**

`A := B + C;`
High level language



`MOV AX, B`
`ADD AX, C`
`MOV A, AX`

Assembler



Logic circuits

**Comp. Org. II
(TiKRä,
Tietokoneen
rakenne)**

03/09/2001

Copyright Teemu Kerola 2001

10

Memory *CPU*

Bus

Contr. *Disk*

TiTo: What happens in system

TiKR: How are CPU & memory implemented?

03/09/2001 Copyright Teemu Kerola 2001 11

The Lowest Presentation Level for Comp Org I (TiTo)

CPU

PC MAR

Control Unit


MBR

Memory

Address Bus Data Bus Control Bus

03/09/2001 Copyright Teemu Kerola 2001 12

The Lowest Presentation Level for Comp Org II (TiKRa)



03/09/2001

Copyright Teemu Kerola 2001

13

Contents

- Computer system - overall structure (Ch 1-7)
- System buses (Ch 3)
- Digital logic (App A)
- Memory hierarchy (Ch 4.3, 7.3)
- Computer arithmetic (Ch 8)
- Instruction sets (Ch 9-10)
- CPU structure and function (Ch 11)
- Reduced Instruction Set Computers (Ch 12)
- Instr. level parall. and superscalar proc. (Ch 13)
- Control unit (Ch 14-15)

03/09/2001

Copyright Teemu Kerola 2001

14