

System Buses Ch 3

Computer Function
Interconnection
Structures
Bus Interconnection
PCI Bus

9/4/2002


Copyright Teemu Kerola 2002

1

Computer Function

- von Neumann architecture

- memory contains both instruction and data



- Fetch-Execute Cycle

(käskyn nouto ja suoritus sykli)

Figs 3.3, 3.9


9/4/2002

Copyright Teemu Kerola 2002

2

I/O control

- CPU executes instructions and with those instructions guides I/O modules
 - control and data registers in I/O modules
 - I/O modules give feedback to CPU with control and data registers, but only when CPU is reading them!




9/4/2002

Copyright Teemu Kerola 2002

3

I/O Control

- Interrupts allow I/O modules to give feedback to CPU even when CPU is doing something else




- DMA allows I/O modules to access memory without CPU's help

9/4/2002

Copyright Teemu Kerola 2002

4

von Neumann Bottleneck



(von Neumann pullonkaula)

- All components communicate via system bus
- Each component has its own inputs/outputs
 - System bus must support them all

Fig. 3.15

Fig. 3.16

9/4/2002


Copyright Teemu Kerola 2002

5

System Bus

- 50-100 lines (wires)

- address
- data
- control
- other: power, ground, clock



- Performance

- bandwidth, how many bits per sec?
- propagation delay?

(väyläkapasiteetti)

(päästä päähän viive)


9/4/2002

Copyright Teemu Kerola 2002

6

Bus Configurations


- One bus alone
 - might be very long
 - large end-to-end signal time
 - serious von Neumann bottleneck
 - all devices use similar speeds
 - slowest device determines speed used
- Hierarchy of buses
 - can maximize speed for limited access
 - closer to CPU
 - lower speed general access I/O
 - further away from CPU



9/4/2002 Copyright Teemu Kerola 2002 7


Hierarchy of Buses

Typical Pentium II system



9/4/2002 Copyright Teemu Kerola 2002 8

[LX6] - Pentium®II Processor Based Motherboard



<http://www.abit-usa.com/english/product/index.htm>

9/4/2002 Copyright Teemu Kerola 2002 9

Bus Design Features (3)

- Bus type
 - dedicated, multiplexed (aikavuorottelu)
- Arbitration method
 - centralised, distributed (vuoronvalinta)
 - bus controller, arbiter (keskitetty, hajautettu)
- Timing
 - synchronous (vuoronantaja)
 - asynchronous (asynkrooninen, epäsynkrooninen)

9/4/2002 Copyright Teemu Kerola 2002 10

Synchronous timing

- All same speed devices
- All synchronized with a clock signal
- Slowest device determines speed
- Can make assumptions on when some other device will do something, or how fast it will do it
 - 1 or 2 clock cycles to do it? (Fig. 3.19)

(Fig. 3.19 (a) [Stal99])

9/4/2002 Copyright Teemu Kerola 2002 11

Asynchronous timing

- No need to have same speed devices
- No synchronizing clock signal
- Timing determined only with change of signal levels
- Synchronize with signals (wires)
 - "read", "write", "ack", ...
- Speed determined by devices in action
- Can **not** make assumptions on when some other device will do something, or how fast it will do it (Fig. 3.20)

(Fig. 3.19 (b) [Stal99])

9/4/2002 Copyright Teemu Kerola 2002 12

Bus Design Features (cont)


- Bus width
 - address, data 
- Data transfer types
 - read, write
 - multiplexed & non-multiplexed operations
 - read-modify-write
 - E.g., for indivisible increments (multiproc. env.)
 - read-after-write
 - E.g., for check that write succeeds (multiproc. env.)
 - block
 - long delay for interrupt handling?

Fig. 3.21 (Fig. 3.20 [Stal99])

9/4/2002 Copyright Teemu Kerola 2002 13

Example Bus: Industry Standard Architecture (ISA, or PC-AT)

- Bus type: dedicated
- Arbitration method: single bus master
- Timing: asynchronous
 - own 8.33 MHz clock,
 - 15.9 MBps max data rate, 5.3 MBps in practice
- Bus width: address 32, data 16
- Data transfer type
 - read, write, read block, write block

9/4/2002 Copyright Teemu Kerola 2002 14

9/4/2002 Copyright Teemu Kerola 2002 15

Example: Peripheral Component Interconnect (PCI) Bus

- Bus type: multiplexed
- Arbitration method: centralised arbiter
- Timing: synchronous, own 33 MHz clock
 - 2.122 Gbps (265 MBps) max data rate
- Bus width: address/data 32 (64), signal 17
- Data transfer type
 - read, write, read block, write block
- max 16 slots (devices)

9/4/2002 Copyright Teemu Kerola 2002 16

PCI Configurations



- Hierarchy  
- Bridge to internal/system bus allows them to be faster (with different bus protocol)
- Bridge to expansion buses allows them to be slower (with different bus protocol)

Fig. 3.22 (Fig. 3.21 [Stal99])

9/4/2002 Copyright Teemu Kerola 2002 17

PCI card: 49 Mandatory Signals

- 32 pins for address/data, time multiplexed
 - 1 parity pin
- 4 pins for command type/byte enable
 - E.g., 0110/1111 = memory read/all 4 bytes
- System pins (2): clock, reset
- Transaction timing & coordination pins (6)
- Arbitration pins (2 for each device) to PCI bus arbiter: REQ, GNT
- Error pins (2): parity, system

9/4/2002 Copyright Teemu Kerola 2002 18

PCI Bus

41 Optional Signals ⁽⁴⁾

- Request interrupt pins (4 pins for each dev)
- Cache support pins (2) for snoopy cache protocols
- 32 pins for additional multiplexed address/data
 - plus 7 control/parity pins
- 5 test pins

PCI bus

9/4/2002 Copyright Teemu Kerola 2002 19

PCI Bus Transaction ⁽⁴⁾

- Bus activity is in separate transactions
- Each transaction preceded by arbitration
 - central arbiter (e.g., First-In-First-Out)
 - determines initiator/master for transaction
- Transaction is executed
- Bus is marked “ready” for next transaction

Fig. 3.24 (Fig. 3.23 [Stal99])

9/4/2002 Copyright Teemu Kerola 2002 20

PCI Transaction Types ⁽⁵⁾

- Interrupt Acknowledge
 - READ interrupt parameter (e.g., subtype) for interrupt handler
- Special Cycle
 - broadcast message to many targets
- Configuration Read/Write
 - Read/Update (Write) device configuration data
- Dual Address Cycle
 - use 64 bit addresses in this transaction
- I/O or memory read/write (line, multiple)

9/4/2002 Copyright Teemu Kerola 2002 21

PCI Read Transaction (no anim)

Fig. 3.23 (Fig. 3.22 [Stal99])

9/4/2002 Copyright Teemu Kerola 2002 22


9/4/2002 Copyright Teemu Kerola 2002 23

Arbitration: A and B want bus

Fig. 3.25 (Fig. 3.24 [Stal99])

Mostly just arbitration signals shown here

9/4/2002 Copyright Teemu Kerola 2002 24



PCI Express: New Bus to Replace PCI

- Code name "Arapahoe" or 3GIO
- Prevent bus bottleneck between fast CPU and memory of the future
- Arapahoe Work Group <http://www.pcisig.com>
 - Compaq, Dell, IBM, Intel and Microsoft
- Will replace PCI as industry standard
 - late 2003? low-end 2004? high-end 2005?
- PCI devices will work with PCI Express
- Speedup 30x as compared to std PCI
 - at least 8 GB/s vs. 264 MB/s
- Scalable capacity per device (pin count, speed)

9/4/2002 Copyright Teemu Kerola 2002 27

