




Tietokoneen rakenne

Luento 3

Digital logic

Stallings: Appendix B

- n Boolean Algebra
- n Combinational Circuits
- n Simplification
- n Sequential Circuits



Computer Organization II / 2007 / Liisa Marttinen
5.11.2007
Lecture 3 - 1



Tietokoneen rakenne

Boolean Algebra

Computer Organization II / 2007 / Liisa Marttinen
5.11.2007
Lecture 3 - 2

Boolean Algebra

- n George Boole
 - u ideas 1854
- n Claude Shannon *(kuva)* *(gradu)*
 - u apply to circuit design, 1938
 - u "father of information theory"



Topics:

- n Describe digital circuitry function (piirisuunnittelu)
 - u programming language?
- n Optimise given circuitry
 - u use algebra (Boolean algebra) to manipulate (Boolean) expressions into simpler expressions

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 3

Boolean Algebra

- n Variables: A, B, C
- n Values: TRUE (1), FALSE (0)
- n Basic logical operations:

u binary: AND (·)	$A \bullet B = AB$	ja	integer arithmetic
OR (+)	$B + C$	tai	
u unary: NOT (¯)	\overline{A}	ei	
- n Composite operations, equations
 - u precedence: NOT, AND, OR
 - u parenthesis
$$D = A + \overline{B} \bullet C = A + ((\overline{B})C)$$

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 4

Boolean Algebra

Other operations

- XOR (exclusive-or)
- NAND $A \text{ NAND } B = \text{NOT}(A \text{ AND } B) = \overline{AB}$
- NOR $A \text{ NOR } B = \text{NOT}(A \text{ OR } B) = \overline{A + B}$

Truth tables

Boolean Operators								
P	Q	NOT P	P AND Q	P OR Q	P XOR Q	P NAND Q	P NOR Q	
0	0	1	0	0	0	1	1	
0	1	1	0	1	1	1	0	
1	0	0	0	1	1	1	0	
1	1	0	1	1	0	0	0	

(Sta06 Table B.1)

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 5

Postulates and Identities

How can I manipulate expressions?

- Simple set of rules?

Basic Postulates		
$A \cdot B = B \cdot A$	$A + B = B + A$	Commutative Laws vaihdantalaki
$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$	$A + (B \cdot C) = (A + B) \cdot (A + C)$	Distributive Laws osittelulaki
$1 \cdot A = A$	$0 + A = A$	Identity Elements neutraalialkiot
$A \cdot \overline{A} = 0$	$A + \overline{A} = 1$	Inverse Elements alkion ja komplementin tulo ja summa
Other Identities		
$0 \cdot A = 0$	$1 + A = 1$	tulo 0'n kanssa, summa 1'n kanssa
$A \cdot A = A$	$A + A = A$	tulo ja summa itsensä kanssa
$A \cdot (B \cdot C) = (A \cdot B) \cdot C$	$A + (B + C) = (A + B) + C$	Associative Laws liitälait
$\overline{A \cdot B} = \overline{A} + \overline{B}$	$\overline{A + B} = \overline{A} \cdot \overline{B}$	DeMorgan's Theorem

(Sta06 Table B.2)

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 6

Gates (veräjät / portit)

- n Implement basic Boolean algebra operations
- n Fundamental building blocks
 - u 1 or 2 inputs, 1 output
- n Combine to build more complex circuits
 - u memory, adder, multiplier, ...
- n Gate delay
 - u change inputs, after gate delay new output available
 - u 1 ns? 10 ns? 0.1 ns?

<http://tech-www.informatik.uni-hamburg.de/applets/cmos/cmosdemo.html> (extra material)

Sta06 Fig B.1

Computer Organization II / 2007 / Liisa Marttinen
5.11.2007
Lecture 3 - 7

Functionally Complete Set

funktionaalisesti täydellinen joukko => joukosta voidaan muodostaa kaikki portit

- n Can build all basic gates (AND, OR, NOT) from a smaller set of gates
 - u With AND, NOT (Nämä seuraavat suoraan DeMorganin kaavoista)
 - u With OR, NOT
 - u With NAND alone
 - u With NOR alone

$$A + B = \overline{\overline{A} \cdot \overline{B}}$$

OR with AND and NOT gates

Sta06 Fig B.2, B.3

Computer Organization II / 2007 / Liisa Marttinen
5.11.2007
Lecture 3 - 8

Combinational Circuits yhdistelmäpiirit

- n **Interconnected set of gates** Sta06 Fig B.4
 - u m inputs, n outputs
 - u change inputs, wait for gate delays, new outputs
- n **Each output**
 - u depends on combination of input signals
 - u can be expressed as Boolean function of inputs
- n **Function can be described in three ways**
 - u with Boolean equations (one equation for each output)
 - u with truth table
 - u with graphical symbols for gates and wires

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 9

Describing the Circuit

- n **Boolean equations**
$$F = \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C}$$
- n **Truth table**

inputs			output
A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

(Sta06 Table B.3)
- n **Graphical symbols** Sta06 Fig B.4

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 10

Tietokoneen rakenne

Simplification

Piirin yksinkertaistaminen

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 11

Simplify Presentation (and Implementation)

- n Boolean equations Sta06 Table B.3
 - u Sum of products form (SOP) tulojen summa Sta06 Fig B.4

$$F = \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C}$$
 - u Product of sums form (POS) summien tulo

$$F = (A+B+C) \cdot (A+B+\overline{C}) \cdot (\overline{A}+B+C) \cdot (\overline{A}+B+\overline{C}) \cdot (\overline{A}+\overline{B}+\overline{C})$$

) Boolean algebra

Sta06 Fig B.5

- n Which presentation is better?
 - u Fewer gates? Smaller area on chip?
 - u Smaller circuit delay? Faster?

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 12

Algebraic Simplification

- n Circuits become too large to handle?
- n Use basic identities to simplify Boolean expressions

$$F = \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C}$$

Sta06 Fig B.4

$$= \overline{A}B + \overline{A}C = B(\overline{A} + C)$$

Sta06 Fig B.6

- n May be difficult to do!
- n How to do it automatically?
- n Build a program to do it "best"?

$$f = \overline{a}b\overline{c}d + \overline{a}bcd + a\overline{b}\overline{c}d + abcd$$

$$+ abcd + abc\overline{d} + abcd + a\overline{b}c\overline{d}$$

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 13

How so?

$$F = \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C}$$

$$= \overline{A}B\overline{C} + \overline{A}B\overline{C} + \overline{A}BC + \overline{A}BC$$

$$= (\overline{A}B\overline{C} + \overline{A}BC) + (\overline{A}B\overline{C} + \overline{A}BC)$$

$$= \overline{A}B(\overline{C} + C) + (\overline{A} + A) B\overline{C}$$

$$= \overline{A}B(1) + (1) B\overline{C}$$

$$= \overline{A}B + B\overline{C}$$

$$= B(\overline{A} + \overline{C})$$

Boolean algebra:
 $A + A = A$

And this? $f = \overline{a}b\overline{c}d + \overline{a}bcd + a\overline{b}\overline{c}d + abcd$

Entäs tämä? $+ abcd + abc\overline{d} + abcd + a\overline{b}c\overline{d}$

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 14

Karnaugh Map Karnaugh kartta

- n Represent Boolean function (i.e., circuit) truth table in another way
 - u Use canonical form: each term has each variable once
 - u Use SOP presentation
- n Karnaugh map squares
 - u Each square is one product (input value combination)
 - u Value is one (1) iff the product is present
o/w value is "empty"

AB			
00	01	11	10
1			1

(Sta06 Fig B.7) (a) $F = A\bar{B} + \bar{A}B$

BC			
00	01	11	10
0			1
1			1

(b) $F = \bar{A}BC + A\bar{B}C + ABC$

Computer Organization II / 2007 / Liisa Marttinen
5.11.2007
Lecture 3 - 15

Karnaugh Map

- u Adjacent squares differ only in one input value (wrap around)
- u Square for input combination $\bar{A}\bar{B}CD = 1001$

CD			
00	01	11	10
00			1
01			
11	1		
10			1

(c) $F = \bar{A}\bar{B}CD + \bar{A}B\bar{C}D + A\bar{B}C\bar{D}$

(Sta06 Fig B.7)

Computer Organization II / 2007 / Liisa Marttinen
5.11.2007
Lecture 3 - 16

Karnaugh Map Simplification

- n If adjacent squares have value 1, input values differ only in one variable
- n Value of that variable is irrelevant (when all other input variables are fixed for those squares)
- n Can ignore that variable for those expressions
 - u ... + $\bar{A}\bar{B}C\bar{D}$ + $\bar{A}B\bar{C}D$ + ... ignore \bar{C} ... + $\bar{A}BD$ + ...

Computer Organization II / 2007 / Liisa Marttinen
5.11.2007
Lecture 3 - 17

Using Karnaugh Maps to Minimize Boolean Functions (8)

Original function $f = \bar{a}\bar{b}c\bar{d} + \bar{a}b\bar{c}d + a\bar{b}c\bar{d} + a\bar{b}c\bar{d} + a\bar{b}c\bar{d} + a\bar{b}c\bar{d} + a\bar{b}c\bar{d} + a\bar{b}c\bar{d}$

Canonical form (already OK)

Karnaugh Map

Find smallest number of circles, each with largest number (2^i) of 1's

- can wrap-around

Select parameter combinations corresponding to the circles

Get reduced function $f = bd + ac + ab$

Computer Organization II / 2007 / Liisa Marttinen
5.11.2007
Lecture 3 - 18

Impossible Input Variable Combinations (3)

What if some input combinations can never occur?

- Mark them "don't care", "d"
- Treat them as 0 or 1, whichever is best for you
- More room to optimize

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 19

Example: Circuit to add 1 (mod 10) to 4-bit BCD decimal number (3)

5 = 0101 → ? → 0110 = 6

9 = 1001 → ? → 0000 = 0

A → ? → W
B → ? → X
C → ? → Y
D → ? → Z

Truth table?
Karnaugh maps for W, X, Y and Z?

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 20



Example cont.: Truth Table

Truth Table for the One-Digit Packed Decimal Incrementer


Number	Input				Number	Output			
	A	B	C	D		W	X	Y	Z
0	0	0	0	0	1	0	0	0	1
1	0	0	0	1	2	0	0	1	0
2	0	0	1	0	3	0	0	1	1
3	0	0	1	1	4	0	1	0	0
4	0	1	0	0	5	0	1	0	1
5	0	1	0	1	6	0	1	1	0
6	0	1	1	0	7	0	1	1	1
7	0	1	1	1	8	1	0	0	0
8	1	0	0	0	9	1	0	0	1
9	1	0	0	1	0	0	0	0	0
Don't care con- dition	1	0	1	0		d	d	d	d
	1	0	1	1		d	d	d	d
	1	1	0	0		d	d	d	d
	1	1	0	1		d	d	d	d
	1	1	1	0		d	d	d	d
	1	1	1	1		d	d	d	d

No carry!

(Sta06 Table B.4)



Example cont: Karnaugh Map





Other Methods to simplify Boolean expressions

- n Why?
 - u Karnaugh maps become complex with 6 input variables
- n Quine-McKluskey method
 - u Tabular method
 - u Automatically suitable for programming
- n Luque Method *click*
 - u Based on dividing circle in different ways
 - u Can be fractally expanded to infinitely many variables
- n Interesting, but not part of this course
- n Details skipped

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 23



Tietokoneen rakenne

Basic Combinatorial Circuits

Building blocks for more complex circuits

- u Multiplexer
- u Encoders/decoder
- u Read-Only-Memory
- u Adder

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 24




Multiplexers

limitin

n Select one of many possible inputs to output

- u black box
- u truth table Sta06 Table B.7
- u implementation Sta06 Fig B.13



Sta06 Fig B.12

n Each input/output "line" can be many parallel lines

- u select one of three 16 bit values
 - § $C_{0..15}$, $IR_{0..15}$, $ALU_{0..15}$
- u simple extension to one line selection Sta06 Fig B.14
 - § lots of wires, plenty of gates ...

n Used to control signal and data routing

- u Example: loading the value of PC

Computer Organization II / 2007 / Liisa Marttinen
5.11.2007
Lecture 3 - 25



Encoders/Decoders

n Exactly one of many Encoder input or Decoder output lines is 1

n Encode that line number as output

- u hopefully less pins (wires) needed this way
- u optimise for space, not for time space-time tradeoff
- u Example: Sta06 Fig B.15
 - § encode 8 input wires with 3 output pins
 - § route 3 wires around the board
 - § decode 3 wires back to 8 wires at target



Ex. Choosing the right memory chip from the address bits.

Computer Organization II / 2007 / Liisa Marttinen
5.11.2007
Lecture 3 - 26

Read-Only-Memory (ROM) (5)

- n Given input values, get output value
 - u Like multiplexer, but with fixed data
- n Consider input as address, output as contents of memory location
- n Example
 - u Truth tables for a ROM Sta06 Table B.8

Mem (7) =	4
Mem (11) =	14

 - § 64 bit ROM
 - § 16 words, each 4 bits wide
 - u Implementation with decoder & or gates Sta06 Fig B.20

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 27

Adders

- n 1-bit adder

A=1 →

?

→

Carry=0

B=0 →

?

→

Sum=1
- n 1-bit adder with carry

Carry=1 →

?

→

Carry=1

A=1 →

?

→

Sum=0

B=0 →

?

→

Sum=0
- n Implementation

Sta06 Table B.9, Fig B.22
 Compare to ROM?
- n Build a 4-bit adder from four 1-bit adders

Sta06 Fig B.21

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 28



Tietokoneen rakenne

Sequential Circuits

sarjalliset piirit

- u Flip-Flop
- u S-R Latch
- u Registers
- u Counters

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 29



Sequential Circuit (sarjallinen piiri)

- n **Circuit has (modifiable) internal state**
 - u remembers its previous state
- n **Output of circuit depends (also) on internal state**
 - u not only from current inputs
 - u output = $f_o(\text{input}, \text{state})$
 - u new state = $f_s(\text{input}, \text{state})$
- n **Circuits needed for**
 - u processor control
 - u registers
 - u memory

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 30

<http://www.du.edu/~etuttle/electron/elect36.htm>

Flip-Flop (kiikku)

- n William Eccles & F.W. Jordan
 - u with vacuum tubes, 1919
- n 2 states for Q (0 or 1, true or false)
- n 2 outputs
 - u complement values
 - u both always available on different pins
- n Need to be able to change the state (Q)

Eccles-Jordan Trigger

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 31

S-R Flip-Flop or S-R Latch (salpa)

Usually both 0

S = "SET" = "Write 1" = "set S=1 for a short time"
 R = "RESET" = "Write 0" = "set R=1 for a short time"

nor (0, 0) = 1
 nor (0, 1) = 0
 nor (1, 0) = 0
 nor (1, 1) = 0

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 32

S-R Latch Stable States (4)

- n 1 bit memory (value = value of Q)
- n bistable, when R=S=0
 - u Q=0?
 - u Q=1?

$\text{nor}(0, 0) = 1$
 $\text{nor}(0, 1) = 0$
 $\text{nor}(1, 0) = 0$
 $\text{nor}(1, 1) = 0$

R: 0

S: 0

- u output = $f_o(\text{input, state})$,
- u state = $f_s(\text{input, state})$

Computer Organization II / 2007 / Liisa Marttinen
5.11.2007
Lecture 3 - 33

S-R Latch Set (=1) and Reset (=0) (17)

Write 1: S= 0 → 1 → 0

R=0 0

S=0 0

Write 0: R= 0 → 1 → 0

R=0 0


S=0 0

$\text{nor}(0, 0) = 1$
 $\text{nor}(0, 1) = 0$
 $\text{nor}(1, 0) = 0$
 $\text{nor}(1, 1) = 0$

Computer Organization II / 2007 / Liisa Marttinen
5.11.2007
Lecture 3 - 34

Clocked Flip-Flops

- n State change can happen only when clock is 1
 - u more control on state changes
- n Clocked S-R Flip-Flop
- n D Flip-Flop
 - u only one input D Sta06 Fig B.27
 - § D = 1 and CLOCK ž write 1
 - § D = 0 and CLOCK ž write 0
- n J-K Flip-Flop Sta06 Fig B.28
 - u Toggle Q when J=K=1




(Sta06 Fig B.26)

Sta06 Fig B.29

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 35

Registers

- n Parallel registers
 - u read/write Sta06 Fig B.30
 - u CPU user registers
 - u additional internal registers
- n Shift Registers
 - u shifts data 1 bit to the right
 - u serial to parallel?
 - u ALU ops?
 - u rotate?



(Sta06 Fig B.31)

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 36

Counters

- n Add 1 to stored counter value
- n Counter
 - u parallel register plus increment circuits
- n Ripple counter (aalto, viive)
 - u asynchronous
 - u increment least significant bit, and handle "carry" bit as far as needed
- n Synchronous counter
 - u modify all counter flip-flops simultaneously
 - u faster, more complex, more expensive

Sta06 Fig B.32

A four-bit synchronous "up" counter

(http://www.allaboutcircuits.com)

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 37

Summary

- n Boolean Algebra ž Gates ž Circuits
 - u can implement all with NANDs or NORs
 - u simplify circuits:
 - § Karnaugh, (Quine-McKluskey, Luque, ...)
- n Components for CPU design
 - u ROM, adder
 - u multiplexer, encoder/decoder
 - u flip-flop, register, shift register, counter

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 38

