

Tietokoneen rakenne

Digital logic

Stallings: Appendix B

- Boolean Algebra
- Combinational Circuits
- Simplification
- Sequential Circuits

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 1

Tietokoneen rakenne

Boolean Algebra

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 2

Boolean Algebra

- George Boole
 - ideas 1854
- Claude Shannon (*kuva*) (*gradu*)
 - apply to circuit design, 1938
 - "father of information theory"

Topics:

- Describe digital circuitry function (piirisuunnittelu)
 - programming language?
- Optimise given circuitry
 - use algebra (Boolean algebra) to manipulate (Boolean) expressions into simpler expressions

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 3

Boolean Algebra

- Variables: A, B, C
- Values: TRUE (1), FALSE (0)
- Basic logical operations:
 - binary: AND (·) $A \bullet B = AB$
 - OR (+) $B + C$
 - unary: NOT (¬) \bar{A}
- Composite operations, equations
 - precedence: NOT, AND, OR
 - parenthesis $D = A + \bar{B} \bullet C = A + ((\bar{B})C)$

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 4

Boolean Algebra

- Other operations
 - XOR (exclusive-or)
 - NAND
 - NOR

$$A \text{ NAND } B = \text{NOT}(A \text{ AND } B) = \overline{AB}$$

$$A \text{ NOR } B = \text{NOT}(A \text{ OR } B) = \overline{A+B}$$

Truth tables

P	Q	NOT P	P AND Q	P OR Q	P XOR Q	P NAND Q	P NOR Q
0	0	1	0	0	0	1	1
0	1	1	0	1	1	1	0
1	0	0	0	1	1	1	0
1	1	0	1	1	0	0	0

(Sta06 Table B.1.)

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 5

Postulates and Identities

How can I manipulate expressions?

- Simple set of rules?

Basic Postulates		
$A \bullet B = B \bullet A$	$A + B = B + A$	Commutative Laws <i>vaihdantulaki</i>
$A \bullet (B + C) = (A \bullet B) + (A \bullet C)$	$A + (B \bullet C) = (A + B) \bullet (A + C)$	Distributive Laws <i>osittelulaki</i>
$1 \bullet A = A$	$0 + A = A$	Identity Elements <i>neutraaliailkiot</i>
$A \bullet \bar{A} = 0$	$A + \bar{A} = 1$	Inverse Elements

Other Identities		alkion ja komplementin tulo ja summa
$0 \bullet A = 0$	$1 + A = 1$	tulo 0:n kanssa, summa 1:n kanssa
$A \bullet A = A$	$A + A = A$	tulo ja summa itsensä kanssa
$A \bullet (B \bullet C) = (A \bullet B) \bullet C$	$A + (B + C) = (A + B) + C$	Associative Laws <i>liitäntäläйт</i>
$\overline{A \bullet B} = \overline{A} + \overline{B}$	$\overline{A + B} = \overline{A} \bullet \overline{B}$	DeMorgan's Theorem

(Sta06 Table B.2.)

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 6

Gates (veräjät / portit)

- Implement basic Boolean algebra operations
- Fundamental building blocks
 - 1 or 2 inputs, 1 output
- Combine to build more complex circuits
 - memory, adder, multiplier, ...
- Gate delay
 - change inputs, after gate delay new output available
 - 1 ns? 10 ns? 0.1 ns?

<http://tech-www.informatik.uni-hamburg.de/applets/cmos/cmosdemo.html> (extra material)

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 7

[Sta06 Fig B.1]

Functionally Complete Set

funktioaaliseksi täydellinen joukko => joukosta voidaan muodostaa kaikki portit

- Can build all basic gates (AND, OR, NOT) from a smaller set of gates
 - With AND, NOT (Nämä seuraavat suoraan DeMorganin kaavoista)
 - With OR, NOT
 - With NAND alone
 - With NOR alone

$A + B = \overline{\overline{A} \bullet \overline{B}}$

OR with AND and NOT gates

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 8

[Sta06 Fig B.2, B.3]

Combinational Circuits

yhdistelmäpiirit

- Interconnected set of gates
 - n inputs, n outputs
 - change inputs, wait for gate delays, new outputs
- Each output
 - depends on combination of input signals
 - can be expressed as Boolean function of inputs
- Function can be described in three ways
 - with Boolean equations (one equation for each output)
 - with truth table
 - with graphical symbols for gates and wires

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 9

[Sta06 Fig B.4]

Describing the Circuit

- Boolean equations

$$F = \overline{ABC} + \overline{ABC} + ABC$$
- Truth table

inputs			output
A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

(Sta06 Table B.3)
- Graphical symbols

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 10

[Sta06 Fig B.4]

Tietokoneen rakenne

Simplification

Piirin yksinkertaistaminen

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 11

Simplify Presentation (and Implementation)

- Boolean equations
 - Sum of products form (SOP) $\overline{ABC} + \overline{ABC} + ABC$ (Sta06 Table B.3)
 - tulojen summa
 - Sta06 Fig B.4
 - Product of sums form (POS) $F = (A + B + C) \bullet (A + B + \bar{C}) \bullet (\bar{A} + B + C) \bullet (\bar{A} + B + \bar{C})$ (Sta06 Fig B.5)
 - summien tulo
 - Boolean algebra
- Which presentation is better?
 - Fewer gates? Smaller area on chip?
 - Smaller circuit delay? Faster?

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 12

Algebraic Simplification

- Circuits become too large to handle?
- Use basic identities to simplify Boolean expressions

$$\begin{aligned} F &= \overline{ABC} + \overline{ABC} + ABC \\ &\downarrow \quad \downarrow \quad \downarrow \\ &= AB + BC = B(A + C) \end{aligned} \quad \begin{array}{l} \text{Sta06 Fig B.4} \\ \text{Sta06 Fig B.6} \end{array}$$

- May be difficult to do!
- How to do it automatically?
- Build a program to do it "best?"

$f = \overline{abcd} + \overline{abcd} + \overline{abcd} + ab\overline{cd}$
 $\quad \quad \quad + abcd + ab\overline{cd} + abcd + ab\overline{cd}$

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 13

How so?

$F = \overline{ABC} + \overline{ABC} + ABC$
 $= \overline{ABC} + \overline{ABC} + \overline{ABC} + ABC$
 $\Leftarrow (\overline{ABC} + ABC)(\overline{ABC} + ABC)$
 $= \overline{AB}(C + C)(\overline{A} + A)BC$
 $= \overline{AB}(1)(1)BC$
 $= \overline{AB}BC$
 $= B(\overline{A} + C)$

Boolean algebra:
 $A + A = A$

And this?
 $f = \overline{abcd} + \overline{abcd} + \overline{abcd} + ab\overline{cd}$
 Entä tämä?
 $\quad \quad \quad + abcd + ab\overline{cd} + abcd + ab\overline{cd}$

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 14

Karnaugh Map

Karnaugh kartta

- Represent Boolean function (i.e., circuit) truth table in another way
 - Use canonical form: each term has each variable once
 - Use SOP presentation
- Karnaugh map squares
 - Each square is one product (input value combination)
 - Value is one (1) iff the product is present
o/w value is "empty"

AB	BC			
00	01	11	10	
00	1	1	1	
01				
11				
10				

(a) $F = \overline{AB} + \overline{AB}$

$\begin{array}{l} \text{(Sta06 Fig B.7)} \\ \text{Computer Organization II / 2007 / Liisa Marttinen} \end{array}$ 5.11.2007 Lecture 3 - 15

Karnaugh Map

- Adjacent squares differ only in one input value (wrap around)
- Square for input combination $\overline{ABCD} = 1001$

CD	order!!			
00	01	11	10	
00	1	1	1	
01				
11				
10				

(c) $F = \overline{ABCD} + \overline{AB}\overline{CD} + AB\overline{CD}$

$\begin{array}{l} \text{(Sta06 Fig B.7)} \\ \text{Computer Organization II / 2007 / Liisa Marttinen} \end{array}$ 5.11.2007 Lecture 3 - 16

Karnaugh Map Simplification

- If adjacent squares have value 1, input values differ only in one variable
- Value of that variable is irrelevant (when all other input variables are fixed for those squares)
- Can ignore that variable for those expressions
 - $\dots + \overline{AB}\overline{CD} + \overline{AB}\overline{CD} + \dots$ ignore C $\dots + \overline{ABD} + \dots$

CD	AB			
00	01	11	10	
00	1	1	1	
01				
11				
10				

$\begin{array}{l} \text{Original function} \\ f = \overline{abcd} + \overline{abcd} + ab\overline{cd} + ab\overline{cd} \\ \quad \quad \quad + abcd + ab\overline{cd} + abcd + ab\overline{cd} \end{array}$

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 17

Using Karnaugh Maps to Minimize Boolean Functions (8)

Original function

$$f = \overline{abcd} + \overline{abcd} + ab\overline{cd} + ab\overline{cd} + abcd + ab\overline{cd}$$

Canonical form (already OK)

Karnaugh Map

Find smallest number of circles, each with largest number (2^k) of 1's

- can wrap-around

Select parameter combinations corresponding to the circles

Get reduced function $f = bd + ac + ab$

$\begin{array}{l} \text{Original function} \\ f = \overline{abcd} + \overline{abcd} + ab\overline{cd} + ab\overline{cd} \\ \quad \quad \quad + abcd + ab\overline{cd} + abcd + ab\overline{cd} \\ \text{Canonical form (already OK)} \\ \text{Karnaugh Map} \\ \text{Find smallest number of circles, each with largest number } (2^k) \text{ of 1's} \\ \quad \quad \quad \cdot \text{ can wrap-around} \\ \text{Select parameter combinations corresponding to the circles} \\ \text{Get reduced function } f = bd + ac + ab \end{array}$

$\begin{array}{l} \text{Original function} \\ f = \overline{abcd} + \overline{abcd} + ab\overline{cd} + ab\overline{cd} \\ \quad \quad \quad + abcd + ab\overline{cd} + abcd + ab\overline{cd} \\ \text{Canonical form (already OK)} \\ \text{Karnaugh Map} \\ \text{Find smallest number of circles, each with largest number } (2^k) \text{ of 1's} \\ \quad \quad \quad \cdot \text{ can wrap-around} \\ \text{Select parameter combinations corresponding to the circles} \\ \text{Get reduced function } f = bd + ac + ab \end{array}$

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 18

Impossible Input Variable Combinations (3)

- What if some input combinations can never occur?
 - Mark them "don't care", "d"
 - Treat them as 0 or 1, whichever is best for you
 - More room to optimize

f = bd + a

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 19

Example: Circuit to add 1 (mod 10) to 4-bit BCD decimal number (3)

5 = 0101 → ? → 0110 = 6

9 = 1001 → ? → 0000 = 0

Truth table?
Karnaugh maps for W, X, Y and Z?

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 20

Example cont.: Truth Table

Input				Output					
Number	A	B	C	D	Number	W	X	Y	Z
0	0	0	0	0	1	0	0	0	1
1	0	0	0	1	2	0	0	1	0
2	0	0	1	0	3	0	0	1	1
3	0	0	1	1	4	0	1	0	0
4	0	1	0	0	5	0	1	0	1
5	0	1	0	1	6	0	1	1	0
6	0	1	1	0	7	0	1	1	1
7	0	1	1	1	8	1	0	0	0
8	1	0	0	0	9	1	0	0	1
9	1	0	0	1	0	0	0	0	0
Don't care	1	0	1	0		d	d	d	d
condition	1	1	0	0		d	d	d	d
1	1	1	0	1		d	d	d	d
1	1	1	1	0		d	d	d	d
1	1	1	1	1		d	d	d	d

(Sta06 Table B.4)

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 21

Example cont: Karnaugh Map

Sta06 Table B.4

(a) W = AD + ABCD
(b) X = BD + BC + BCD
(c) Y = ABCD + ACD
(d) Z = D

(Sta06 Fig B.10)

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 22

Other Methods to simplify Boolean expressions

- Why?
 - Karnaugh maps become complex with 6 input variables
- Quine-McCluskey method
 - Tabular method
 - Automatically suitable for programming
- Luque Method
 - Based on dividing circle in different ways
 - Can be fractally expanded to infinitely many variables
- Interesting, but not part of this course
- Details skipped

click

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 23

Tietokoneen rakenne

Basic Combinatorial Circuits

Building blocks for more complex circuits

- Multiplexer
- Encoders/decoder
- Read-Only-Memory
- Adder

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 24

Multiplexers

- Select one of many possible inputs to output
 - black box
 - truth table [Sta06 Table B.7]
 - implementation [Sta06 Fig B.13]
- Each input/output "line" can be many parallel lines
 - select one of three 16 bit values
 - § $C_{0..15}$, $IR_{0..15}$, ALU_{0..15}
 - simple extension to one line selection
 - § lots of wires, plenty of gates ...
- Used to control signal and data routing
 - Example: loading the value of PC

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 25

Encoders/Decoders

- Exactly one of many Encoder input or Decoder output lines is 1
- Encode that line number as output
 - hopefully less pins (wires) needed this way
 - optimise for space, not for time [space-time tradeoff]
- Example:
 - § encode 8 input wires with 3 output pins
 - § route 3 wires around the board
 - § decode 3 wires back to 8 wires at target

Sta06 Fig B.15
Ex. Choosing the right memory chip from the address bits.

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 26

Read-Only-Memory (ROM) (5)

- Given input values, get output value
 - Like multiplexer, but with fixed data
- Consider input as address, output as contents of memory location
- Example
 - Truth tables for a ROM [Sta06 Table B.8]

Mem (7)	= 4
§ 64 bit ROM	
§ 16 words, each 4 bits wide	
 - Implementation with decoder & or gates [Sta06 Fig B.20]

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 27

Adders

- 1-bit adder

A=1 →	?	→ Carry=0
B=0 →		→ Sum=1
- 1-bit adder with carry

Carry=1 →	?	→ Carry=1
A=1 →		→ Sum=0
B=0 →		
- Implementation [Sta06 Table B.9, Fig B.22]
 - Compare to ROM?
- Build a 4-bit adder from four 1-bit adders [Sta06 Fig B.21]

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 28

Tietokoneen rakenne

Sequential Circuits

sarjalliset piirit

- Flip-Flop
- S-R Latch
- Registers
- Counters

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 29

Sequential Circuit (sarjallinen piiri)

- Circuit has (modifiable) internal state
 - remembers its previous state
- Output of circuit depends (also) on internal state
 - not only from current inputs
 - output = $f_o(\text{input}, \text{state})$
 - new state = $f_s(\text{input}, \text{state})$
- Circuits needed for
 - processor control
 - registers
 - memory

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 30

Flip-Flop (kiikku)

<http://www.du.edu/~etuttle/electron/elect36.htm>

- William Eccles & F.W. Jordan
 - with vacuum tubes, 1919
- 2 states for Q (0 or 1, true or false)
- 2 outputs
 - complement values
 - both always available on different pins
- Need to be able to change the state (Q)

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 31

S-R Flip-Flop or S-R Latch (salpa)

Usually both 0

$R=0 \rightarrow ? \rightarrow Q$

$S=0 \rightarrow ? \rightarrow \bar{Q}$

S = "SET" = "Write 1" = "set S=1 for a short time"
R = "RESET" = "Write 0" = "set R=1 for a short time"

nor (0, 0) = 1
nor (0, 1) = 0
nor (1, 0) = 0
nor (1, 1) = 0

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 32

S-R Latch Stable States (4)

- 1 bit memory (value = value of Q)
- bistable, when R=S=0
 - $Q=0?$
 - $Q=1?$

nor (0, 0) = 1
nor (0, 1) = 0
nor (1, 0) = 0
nor (1, 1) = 0

R:
S:

output = $f_s(\text{input, state})$,
state = $f_s(\text{input, state})$

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 33

S-R Latch Set (=1) and Reset (=0) (17)

Write 1: $S = 0 \rightarrow 1 \rightarrow 0$

Write 0: $R = 0 \rightarrow 1 \rightarrow 0$

nor (0, 0) = 1
nor (0, 1) = 0
nor (1, 0) = 0
nor (1, 1) = 0

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 34

Clocked Flip-Flops

- State change can happen only when clock is 1
 - more control on state changes
- Clocked S-R Flip-Flop
- D Flip-Flop
 - only one input D Sta06 Fig B.27
 - $\$ D = 1$ and CLOCK \Rightarrow write 1
 - $\$ D = 0$ and CLOCK \Rightarrow write 0
- J-K Flip-Flop Sta06 Fig B.28
 - Toggle Q when J=K=1

Sta06 Fig B.29

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 35

Registers

- Parallel registers
 - read/write
 - CPU user registers
 - additional internal registers
- Shift Registers
 - shifts data 1 bit to the right
 - serial to parallel?
 - ALU ops?
 - rotate?

Sta06 Fig B.30

Sta06 Fig B.31

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 36

Counters

- Add 1 to stored counter value
- Counter
 - parallel register plus increment circuits
- Ripple counter (aalto, viive)
 - asynchronous
 - increment least significant bit, and handle "carry" bit as far as needed
- Synchronous counter
 - modify all counter flip-flops simultaneously
 - faster, more complex, more expensive
space-time tradeoff

Sta06 Fig B.32]

(http://www.allaboutcircuits.com)

Computer Organization II / 2007 / Liisa Marttinen

5.11.2007

Lecture 3 - 37

Summary

- Boolean Algebra & Gates & Circuits
 - can implement all with NANDs or NORs
 - simplify circuits:
 - § Karnaugh, (Quine-McCluskey, Luque, ...)
- Components for CPU design
 - ROM, adder
 - multiplexer, encoder/decoder
 - flip-flop, register, shift register, counter

Computer Organization II / 2007 / Liisa Marttinen

5.11.2007

Lecture 3 - 38

-- End of Appendix B: Digital Logic --

http://www.gamezero.com/team-0/articles/math_magic/micro/stage4.html

Computer Organization II / 2007 / Liisa Marttinen

5.11.2007

Lecture 3 - 39

Kertauskysymyksiä/Review questions

- DeMorganin laki?
- Miten boolean funktio minnimoidaan Karnaugh-kartan avulla?
- Mitä eroa sarjallisessa pilirissä on verrattuna "normaaliin" kombinatoriseen pilriin?
- Miten S-R kilkkut toimii?

- DeMorgan's theorem?
- How to minimize a Boolean function using Karnaugh's map?
- How do sequential circuits differ from 'normal' combinational circuits?
- How does the S-R flip-flop function?

Computer Organization II / 2007 / Liisa Marttinen

5.11.2007

Lecture 3 - 40