

 Tietokoneen rakenne

Digital logic

Stallings: Appendix B

- Boolean Algebra
- Combinational Circuits
- Simplification
- Sequential Circuits

Diagram of a combinational logic circuit with three inputs A, B, C and one output M. The inputs are processed through NOT gates (labeled 1, 2, 3) to produce \bar{A} , \bar{B} , and \bar{C} . These, along with the original inputs, are fed into four AND gates (labeled 4, 5, 6, 7) to produce minterms $\bar{A}\bar{B}\bar{C}$, $A\bar{B}\bar{C}$, $A\bar{B}C$, and ABC . These minterms are then fed into an OR gate (labeled 8) to produce the final output $M = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + ABC$.

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Luento 3 - 1

 Tietokoneen rakenne

Boolean Algebra

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 2

Boolean Algebra

- George Boole
 - ideas 1854
- Claude Shannon ([kuva](#)) ([gradu](#))
 - apply to circuit design, 1938
 - "father of information theory"

Topics:

- Describe digital circuitry function (piirisuunnittelu)
 - programming language?
- Optimise given circuitry
 - use algebra (Boolean algebra) to manipulate (Boolean) expressions into simpler expressions



Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 3

Boolean Algebra

- Variables: A, B, C
- Values: TRUE (1), FALSE (0)
- Basic logical operations:
 - binary: AND (·) $A \bullet B = AB$ ja product
 - OR (+) $B + C$ tai sum
 - unary: NOT (¬) \bar{A} ei negation
- Composite operations, equations
 - precedence: NOT, AND, OR
 - parenthesis

$$D = A + \bar{B} \bullet C = A + ((\bar{B})C)$$

integer arithmetics

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 4

Boolean Algebra

- o Other operations
 - u XOR (exclusive-or)
 - u NAND $A \text{ NAND } B = \text{NOT}(A \text{ AND } B) = \overline{AB}$
 - u NOR $A \text{ NOR } B = \text{NOT}(A \text{ OR } B) = \overline{A+B}$

- o Truth tables

| Boolean Operators | | | | | | | |
|-------------------|---|-------|---------|--------|---------|----------|---------|
| P | Q | NOT P | P AND Q | P OR Q | P XOR Q | P NAND Q | P NOR Q |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |

(Sta06 Table B.1)

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 5

Postulates and Identities

- o How can I manipulate expressions?
 - u Simple set of rules?

| Basic Postulates | | |
|---|--|-----------------------------------|
| $A \cdot B = B \cdot A$ | $A + B = B + A$ | Commutative Laws vaihdantalaki |
| $A \cdot (B + C) = (A \cdot B) + (A \cdot C)$ | $A + (B \cdot C) = (A + B) \cdot (A + C)$ | Distributive Laws osittelulaki |
| $1 \cdot A = A$ | $0 + A = A$ | Identity Elements neutraalialkiot |
| $A \cdot \overline{A} = 0$ | $A + \overline{A} = 1$ | Inverse Elements |
| Other Identities alkion ja komplementin tulo ja summa | | |
| $0 \cdot A = 0$ | $1 + A = 1$ | tulo 0'n kanssa, summa 1'n kanssa |
| $A \cdot A = A$ | $A + A = A$ | tulo ja summa itsensä kanssa |
| $A \cdot (B \cdot C) = (A \cdot B) \cdot C$ | $A + (B + C) = (A + B) + C$ | Associative Laws liitääntälait |
| $\overline{A \cdot B} = \overline{A} + \overline{B}$ | $\overline{A + B} = \overline{A} \cdot \overline{B}$ | DeMorgan's Theorem |

(Sta06 Table B.2)

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 6

Gates (veräjät / portit)

- NOT
- NAND
- NOR
- AND
- OR

n Implement basic Boolean algebra operations
 n Fundamental building blocks

- u 1 or 2 inputs, 1 output

 n Combine to build more complex circuits

- u memory, adder, multiplier, ...

 n Gate delay

- u change inputs, after gate delay new output available
- u 1 ns? 10 ns? 0.1 ns?

<http://tech-www.informatik.uni-hamburg.de/applets/cmos/cmisdemo.html> (extra material)

yhteenlaskupiiri,
kertolaskupiiri

Sta06 Fig B.1

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 7

Functionally Complete Set

funktioaaliseksi täydellinen joukko => joukosta voidaan muodostaa kaikki portit

- n Can build all basic gates (AND, OR, NOT) from a smaller set of gates
 - u With AND, NOT (Nämä seuraavat suoraan DeMorganin kaavoista)
 - u With OR, NOT
 - u With NAND alone
 - u With NOR alone

$$A + B = \overline{\overline{A} \bullet \overline{B}}$$

OR with AND and NOT gates

Sta06 Fig B.2, B.3

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 8

Combinational Circuits

yhdistelmäpiirit

- Interconnected set of gates
 - m inputs, n outputs
 - change inputs, wait for gate delays, new outputs
- Each output
 - depends on combination of input signals
 - can be expressed as Boolean function of inputs
- Function can be described in three ways
 - with Boolean equations (one equation for each output)
 - with truth table
 - with graphical symbols for gates and wires

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 9

Describing the Circuit

- Boolean equations

$$F = \overline{ABC} + \overline{ABC} + ABC$$
- Truth table

| <----- inputs -----> | | | <- output -> |
|----------------------|---|---|--------------|
| A | B | C | F |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

(Sta06 Table B.3)
- Graphical symbols Sta06 Fig B.4

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 10

 Tietokoneen rakenne

Simplification

Piirin yksinkertaistaminen

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 11

 Simplify Presentation (and Implementation)

- o Boolean equations
 - u Sum of products form (SOP) tulojen summa Sta06 Fig B.4
$$F = \overline{ABC} + \overline{ABC} + ABC$$
- u Product of sums form (POS) summien tulo

$$F = (A + B + C) \cdot (A + B + \overline{C}) \cdot (\overline{A} + B + C) \cdot (\overline{A} + B + \overline{C})$$

Boolean algebra

Sta06 Fig B.5

- o Which presentation is better?
 - u Fewer gates? Smaller area on chip?
 - u Smaller circuit delay? Faster?

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 12

Algebraic Simplification

- Circuits become too large to handle?
- Use basic identities to simplify Boolean expressions

$$\begin{aligned} F &= \overline{ABC} + \overline{ABC} + ABC \\ &= \overline{AB} + \overline{BC} = B(\overline{A} + \overline{C}) \end{aligned}$$

Sta06 Fig B.4
Sta06 Fig B.6

- May be difficult to do!
- How to do it automatically?
- Build a program to do it "best"?

Computer Organization II / 2007 / Liisa Marttinen
5.11.2007
Lecture 3 - 13

How so?

$$\begin{aligned} F &= \overline{ABC} + \overline{ABC} + ABC \\ &= \overline{ABC} + \overline{ABC} + \overline{ABC} + ABC \\ &\stackrel{\text{Boolean algebra:}}{=} (\overline{ABC} + \overline{ABC}) + (\overline{ABC} + ABC) \\ &= \overline{AB}(\overline{C} + C) + (\overline{A} + A)\overline{BC} \\ &= \overline{AB}(1) + (1)\overline{BC} \\ &= \overline{AB} + \overline{BC} \\ &= B(\overline{A} + \overline{C}) \end{aligned}$$

And this?
 $f = \overline{abcd} + \overline{abcd} + ab\overline{cd} + ab\overline{cd}$
+ abcd + ab\overline{cd} + a\overline{bcd} + a\overline{bcd}

Entä tämä?
Computer Organization II / 2007 / Liisa Marttinen
5.11.2007
Lecture 3 - 14

Karnaugh Map

Karnaugh kartta

- Represent Boolean function (i.e., circuit) truth table in another way
 - Use canonical form: each term has each variable once
 - Use SOP presentation
- Karnaugh map squares
 - Each square is one product (input value combination)
 - Value is one (1) iff the product is present
o/w value is "empty"

(Sta06 Fig B.7) (a) $F = A\bar{B} + \bar{A}B$

(b) $F = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C}$

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 15

Karnaugh Map

- Adjacent squares differ only in one input value (wrap around)
- Square for input combination $\bar{A}\bar{B}\bar{C}\bar{D} = 1001$

(c) $F = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}D + A\bar{B}\bar{C}\bar{D}$

(Sta06 Fig B.7)

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 16

Karnaugh Map Simplification

- If adjacent squares have value 1, input values differ only in one variable
- Value of that variable is irrelevant (when all other input variables are fixed for those squares)
- Can ignore that variable for those expressions
 - ... + $\bar{A}B\bar{C}D + \bar{A}\bar{B}CD + \dots$ ignore C ... + $\bar{A}BD + \dots$

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 17

Using Karnaugh Maps to Minimize Boolean Functions (8)

| | |
|--|---|
| Original function $f = \bar{a}\bar{b}\bar{c}\bar{d} + \bar{a}\bar{b}\bar{c}d + ab\bar{c}\bar{d} + ab\bar{c}d + abcd + ab\bar{c}d + ab\bar{c}\bar{d} + ab\bar{c}\bar{d}$ | Canonical form (already OK) Karnaugh Map Find smallest number of circles, each with largest number (2^i) of 1's • can wrap-around Select parameter combinations corresponding to the circles Get reduced function $f = bd + ac + ab$ |
|--|---|

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 18

Impossible Input Variable Combinations (3)

What if some input combinations can never occur?

- Mark them "don't care", "d"
- Treat them as 0 or 1, whichever is best for you
- More room to optimize

$f = bd + a$

Example: Circuit to add 1 (mod 10) to 4-bit BCD decimal number (3)

5 = 0101 → ? → 0110 = 6

9 = 1001 → ? → 0000 = 0

Truth table?
Karnaugh maps for W, X, Y and Z?

Example cont.: Truth Table

Truth Table for the One-Digit Packed Decimal Incrementer

| Number | Input | | | | Number | Output | | | |
|--------|-------|---|---|---|--------|--------|---|---|---|
| | A | B | C | D | | W | X | Y | Z |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 2 | 0 | 0 | 1 | 0 |
| 2 | 0 | 0 | 1 | 0 | 3 | 0 | 0 | 1 | 1 |
| 3 | 0 | 0 | 1 | 1 | 4 | 0 | 1 | 0 | 0 |
| 4 | 0 | 1 | 0 | 0 | 5 | 0 | 1 | 0 | 1 |
| 5 | 0 | 1 | 0 | 1 | 6 | 0 | 1 | 1 | 0 |
| 6 | 0 | 1 | 1 | 0 | 7 | 0 | 1 | 1 | 1 |
| 7 | 0 | 1 | 1 | 1 | 8 | 1 | 0 | 0 | 0 |
| 8 | 1 | 0 | 0 | 0 | 9 | 1 | 0 | 0 | 1 |
| 9 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |


Don't care condition

No carry!


(Sta06 Table B.4)

Example cont: Karnaugh Map


Sta06 Table B.4




(a) $W = A\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D}$



(b) $X = B\bar{D} + B\bar{C} + \bar{B}CD$



(c) $Y = \bar{A}\bar{C}\bar{D} + \bar{A}\bar{C}\bar{D}$



(d) $Z = \bar{D}$

(Sta06 Fig B.10)



Other Methods to simplify Boolean expressions

- Why?
 - Karnaugh maps become complex with 6 input variables
- Quine-McKluskey method
 - Tabular method
 - Automatically suitable for programming
- Luque Method
 - Based on dividing circle in different ways
 - Can be fractally expanded to infinitely many variables
- Interesting, but not part of this course
- Details skipped



Tietokoneen rakenne

Basic Combinatorial Circuits

Building blocks for more complex circuits

- Multiplexer
- Encoders/decoder
- Read-Only-Memory
- Adder

Multiplexers

limitin

- >Select one of many possible inputs to output
 - black box
 - truth table Sta06 Table B.7
 - implementation Sta06 Fig B.13

Sta06 Fig B.12

inputs
0
1
2
3
select lines
output

- Each input/output "line" can be many parallel lines
 - select one of three 16 bit values
 - $C_{0..15}$, $IR_{0..15}$, $ALU_{0..15}$
 - simple extension to one line selection
 - lots of wires, plenty of gates ...

Sta06 Fig B.14

- Used to control signal and data routing
 - Example: loading the value of PC

Encoders/Decoders

- Exactly one of many Encoder input or Decoder output lines is 1
- Encode that line number as output
 - hopefully less pins (wires) needed this way
 - optimise for space, not for time space-time tradeoff
 - Example:
 - encode 8 input wires with 3 output pins
 - route 3 wires around the board
 - decode 3 wires back to 8 wires at target

Sta06 Fig B.15

Ex. Choosing the right memory chip from the address bits.

Computer Organization II / 2007 / Liisa Marttinen

5.11.2007

Lecture 3 - 26

Read-Only-Memory (ROM) (5)

- Given input values, get output value
 - Like multiplexer, but with fixed data
- Consider input as address, output as contents of memory location
- Example
 - Truth tables for a ROM [Sta06 Table B.8]

| | |
|------------------------------|---------------|
| § 64 bit ROM | Mem (7) = 4 |
| § 16 words, each 4 bits wide | Mem (11) = 14 |
 - Implementation with decoder & or gates [Sta06 Fig B.20]

Computer Organization II / 2007 / Liisa Marttinen

5.11.2007

Lecture 3 - 27

Adders

- 1-bit adder

| | | |
|-------|---|---------|
| A=1 → | ? | Carry=0 |
| B=0 → | | Sum=1 |
- 1-bit adder with carry

| | | |
|---------|---|---------|
| Carry=1 | ? | Carry=1 |
| A=1 | | Sum=0 |
| B=0 | | |
- Implementation

[Sta06 Table B.9, Fig B.22]
Compare to ROM?
- Build a 4-bit adder from four 1-bit adders

[Sta06 Fig B.21]

Computer Organization II / 2007 / Liisa Marttinen

5.11.2007

Lecture 3 - 28



Tietokoneen rakenne

Sequential Circuits

sarjalliset
piirit

- „ Flip-Flop
- „ S-R Latch
- „ Registers
- „ Counters

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 29



Sequential Circuit (sarjallinen piiri)

- „ Circuit has (modifiable) internal state
 - „ remembers its previous state
- „ Output of circuit depends (also) on internal state
 - „ not only from current inputs
 - „ output = $f_o(\text{input}, \text{state})$
 - „ new state = $f_s(\text{input}, \text{state})$
- „ Circuits needed for
 - „ processor control
 - „ registers
 - „ memory

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 30

 **Flip-Flop (kiikku)**

<http://www.du.edu/~etuttle/electron/elect36.htm>

- William Eccles & F.W. Jordan
 - with vacuum tubes, 1919
- 2 states for Q (0 or 1, true or false)
- 2 outputs
 - complement values
 - both always available on different pins
- Need to be able to change the state (Q)





Diagram of an Eccles-Jordan trigger circuit. It consists of two 6N7 vacuum tubes connected in a feedback loop. The circuit is powered by +200V and -20V. Resistors are labeled with values such as 3.9M, 1M, 470k, and 6N7. The output pins are labeled a, b, 4, 5, and 8.




Block diagram of a flip-flop. It has an input terminal labeled '?' and two output terminals labeled Q and \bar{Q} .

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 31

 **S-R Flip-Flop or S-R Latch (salpa)**


Usually both 0



Block diagram of an S-R flip-flop. It has two inputs, R and S, and two outputs, Q and \bar{Q} . A note says "Usually both 0".

$S = \text{"SET"} = \text{"Write 1"} = \text{"set } S=1 \text{ for a short time"}$
 $R = \text{"RESET"} = \text{"Write 0"} = \text{"set } R=1 \text{ for a short time"}$

| |
|----------------|
| nor (0, 0) = 1 |
| nor (0, 1) = 0 |
| nor (1, 0) = 0 |
| nor (1, 1) = 0 |




Circuit diagram of an S-R latch using NOR gates. It shows two NOR gates connected in a feedback loop. The inputs are labeled R and S. The outputs are labeled Q and \bar{Q} . The NOR gate is labeled "nor".

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 32

S-R Latch Stable States (4)


- 1 bit memory (value = value of Q)
- bistable, when R=S=0
 - Q=0?
 - Q=1?

| | |
|--|--|
| $\text{nor } (0, 0) = 1$ $\text{nor } (0, 1) = 0$ $\text{nor } (1, 0) = 0$ $\text{nor } (1, 1) = 0$ |  <p>R: $0 \rightarrow \text{nor}(0,0)=1 \rightarrow Q=1$</p> <p>S: $0 \rightarrow \text{nor}(1,0)=0 \rightarrow Q=0$</p> |
|--|--|

- output = $f_o(\text{input, state})$,
- state = $f_s(\text{input, state})$

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 33


S-R Latch Set (=1) and Reset (=0) (17)

| | |
|---|--|
| <p>Write 1: $S = 0 \rightarrow 1 \rightarrow 0$</p> <p>Write 0: $R = 0 \rightarrow 1 \rightarrow 0$</p> <p>$\text{nor } (0, 0) = 1$ $\text{nor } (0, 1) = 0$ $\text{nor } (1, 0) = 0$ $\text{nor } (1, 1) = 0$</p> |  <p>R=0 $\rightarrow \text{nor}(0,0)=1 \rightarrow Q=1$</p> <p>S=0 $\rightarrow \text{nor}(1,0)=0 \rightarrow Q=0$</p> <p>R=0 $\rightarrow \text{nor}(1,1)=0 \rightarrow Q=0$</p> <p>S=0 $\rightarrow \text{nor}(0,0)=1 \rightarrow Q=1$</p> |
|---|--|

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 34

Clocked Flip-Flops


- „ State change can happen only when clock is 1
 - „ more control on state changes
- „ Clocked S-R Flip-Flop
- „ D Flip-Flop
 - „ only one input D Sta06 Fig B.27
 - „ $D = 1$ and CLOCK \rightarrow write 1
 - „ $D = 0$ and CLOCK \rightarrow write 0
- „ J-K Flip-Flop Sta06 Fig B.28
 - „ Toggle Q when $J=K=1$ Sta06 Fig B.29



(Sta06 Fig B.26)

Registers

- „ Parallel registers
 - „ read/write
 - „ CPU user registers
 - „ additional internal registersSta06 Fig B.30
- „ Shift Registers
 - „ shifts data 1 bit to the right
 - „ serial to parallel?
 - „ ALU ops?
 - „ rotate?



(Sta06 Fig B.31)

Counters

- Add 1 to stored counter value
- Counter
 - parallel register plus increment circuits
- Ripple counter (aalto, viive)
 - asynchronous
 - increment least significant bit, and handle "carry" bit as far as needed
- Synchronous counter
 - modify all counter flip-flops simultaneously
 - faster, more complex, more expensive
 - space-time tradeoff

Sta06 Fig B.32

A four-bit synchronous "up" counter

(http://www.allaboutcircuits.com)


Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 37

Summary

- Boolean Algebra Ž Gates Ž Circuits
 - can implement all with NANDs or NORs
 - simplify circuits:
 - § Karnaugh, (Quine-McKluskey, Luque, ...)
- Components for CPU design
 - ROM, adder
 - multiplexer, encoder/decoder
 - flip-flop, register, shift register, counter

Computer Organization II / 2007 / Liisa Marttinen 5.11.2007 Lecture 3 - 38

-- End of Appendix B: Digital Logic --



Kertauskysymyksiä/Review questions

- DeMorganin laki?
- Miten boolen funktio minimoidaan Karnaugh-kartan avulla?
- Mitä eroa sarjallisessa piirissä on verrattuna "normaaliin" kombinatoriseen piiriin?
- Miten S-R kiukku toimii?

- DeMorgan's theorem?
- How to minimize a Boolean function using Karnaugh's map?
- How do sequential circuits differ from 'normal' combinational circuits?
- How does the S-R flip-flop function?