


 Tietokoneen rakenne

Muistin-hallinta

(Memory Management)



Stallings: Ch 8.3-8.6

- Muistinhallintaongelma
- Heittovaihto vs. virtuaalimuisti
- Ohjelmisto- ja laitteiston tuki
- Esim: Pentium

Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 1

 Teemu's Cheesecake

Register, on-chip cache, memory, disk, and tape speeds relative to times locating cheese for the cheese cake you are baking...

<i>hand</i>	<i>table</i>	<i>refridgerator</i>	<i>moon</i>	<i>Europa (Jupiter)</i>
<i>0.5 sec (register)</i>	<i>1 sec (cache)</i>	<i>10 sec (memory)</i>	<i>12 days (disk)</i>	<i>4 years (tape)</i>

Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 2



Virtual Memory (virtuaalimuisti)

- Problem: How can I make my (main) memory as big as my disk drive?
- Answer: Virtual memory
 - keep only most probably referenced data in memory, and rest of it in disk
 - § disk is much bigger and slower than memory
 - § address in machine instruction may be different than memory address
 - § need to have efficient address mapping
 - § most of references are for data in memory
 - joint solution with HW & SW

Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 3



Other Problems Often Solved with VM

- If you must want to have many processes in memory at the same time, how do you keep track of memory usage?
- How do you prevent one process from touching another process' memory areas?
- What if a process needs more memory than we have?

Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 4



Memory Management Problem

- How much memory for each process?
 - Is it fixed amount during the process run time or can it vary during the run time?
- Where should that memory be?
 - In a continuous or discontinuous area?
 - Is the location the same during the run time or can it vary dynamically during the run time?
- How is that memory managed?
- How is that memory referenced?

Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 5



Partitioning

- How much physical memory for each process?
- Static (fixed) partitioning
 - Amount of physical memory determined at process creation time
 - Continuous memory allocation for partition
- Dynamic partitioning
 - Amount of physical memory given to a process varies in time
 - § Due to process requirements (of this process)
 - § Due to system (I.e., other processes) requirements

Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 6

Static Partitioning

- Equal size - give everybody the same amount
 - Fixed size - big enough for everybody
 - § too much for most
 - Need more? Can not run!
- Unequal size
 - sizes predetermined
 - Can not combine
- Variable size
 - Size determined at process creation time

Fig. 8.13 (a) [Sta06]

Fig. 8.13 (b) [Sta06]

Fig. 8.14 [Sta06]

Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 7

Fragmentation

- Internal fragmentation (sisäinen pirstoutuminen)
 - unused memory inside allocated block
 - e.g., equal size fixed memory partitions
- External fragmentation (ulkoinen pirstoutuminen)
 - enough free memory, but it is splintered as many un-allocatable blocks
 - e.g., unequal size partitions or dynamic fixed size (variable size) memory partitions

Fig. 8.13 (a) [Sta06]

Fig. 8.13 (b) [Sta06]

Fig. 8.14 [Sta06]


Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 8

Dynamic Partitioning

- Process must be able to run with varying amounts of main memory
 - all of memory space is not in physical memory
 - need some minimum amount of memory
- New process?
 - If necessary reduce amount of memory for some (lower priority) processes
- Not enough memory for some process?
 - reduce amount of memory for some (lower priority) processes
 - kick (swap) out some (lower priority) process

Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 9

Address Mapping (osoitteen muunnos)

Pascal, Java: <pre>while (...) X := Y+Z;</pre>		Symbolic Assembler: <pre>loop: LOAD R1, Y ADD R1, Z STORE R1, X</pre>
Textual machine language: <pre>1312: LOAD R1, 2510 ADD R1, 2514 STORE R1, 2600</pre> <p>(addresses relative to 0)</p>		Execution time: <pre>101312: LOAD R1,102510 ADD R1,102514 ADD R1,102600</pre> <p>(real, actual!)</p>

Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 10

Address Mapping (2)

The diagram shows the process of address mapping. It starts with a **logical address** (1312) in **Textual machine language**, which is mapped to a **physical address** (101312). This physical address can either be a **constant** (102510) or a **variable** (2510) relative to the base address (101312). The variable address is shown with a plus sign and a question mark (+100000?). The final result is either R1, 102510 or R1, 2510.

Textual machine language:

```
1312: LOAD R1, 2510
```

Execution time:

```
101312: LOAD R1, 102510
101312: LOAD R1, 2510
```

logical address

physical address (constant?)

logical addr

- Want: $R1 \leftarrow \text{Mem}[102510]$ or $\text{Mem}[2510]$?
- Who makes the mapping? When?

Address Mapping (2)

- At program load time
 - Loader (lataaja)
 - Static address binding (staattinen osoitteiden sidonta)
- At program execution time
 - CPU
 - With every instruction
 - Dynamic address binding (dynaaminen osoitteiden sidonta)
 - Swapping
 - Virtual memory



Heittovaihto (swapping)

- Prosessilla yhtenäinen muistialue
 - Prosessi joko muistissa tai levyllä
 - Prosessinkuvaaja (PCB) aina muistissa
- Ajonaikainen osoitemuunnos
 - Looginen osoite → fyysinen muistiosoitte
- Laitteiston tuki = MMU
 - Kanta- ja rajarekisteri
 - "Bounds exceeded"-keskeytys
- KJ
 - Kirjanpito vapaista muistialueista
 - Prosessien siirto levyltä muistiin / muistista levylle
 - Prosessin vaihto: kanta- ja rajarekisterin asetus
 - Virheellinen muistiviihte: tapa prosessi

Lisätietoja
KJ-kurssilla

Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 13



Virtual Memory Implementation (Virtuaalimuistitoteutus)


- Methods
 - Base and limit registers (kanta- ja rajarekisterit)
 - Segmentation (segmentointi)
 - Paging (sivutus)
 - Segmented paging, multilevel paging
- Hardware support
 - MMU - Memory Management Unit
 - § Part of processor
 - § Varies with different methods
 - Sets limits on what types of virtual memory (methods) can be implemented using this HW

Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 14

Base and Limit Registers

- Continuous memory partitions
 - One or more (4?) per process
 - May have separate base and limit registers
 - § Code, data, shared data, etc
 - § By default, or given explicitly in each mem. ref.
- **BASE** and **LIMIT** registers in MMU
 - All addresses logical in machine instructions
 - Exec. time address mapping for address (x):
 - § Check: $0 \leq x < LIMIT$
 - § Physical address: $BASE + x$

[Tutua Tito-kurssilta](#)




Virtuaalimuisti



- Vain tarvittavat prosessin palat muistissa, ei tarvitse sijaita peräkkäin muistissa
 - Tarvenouto (Demand paging)
- Palojen koko?
 - Vakiokokoiset palat = **Sivutus**
 - Palojen koko vaihtelee = **Segmentointi**
 - Yhdistettynä = **Sivutettu segmentointi**
- **KJ:n kirjanpito** (OS bookkeeping)
 - Sivutilataulu (page frame table)
 - § Mitkä sivutilat vapaita, mitkä varattuja?
 - Jokaisella prosessilla oma sivutaulu (page table)
 - § Onko sivu muistissa vai levyllä? **Presence-bit**
 - § Missä sivutilassa sivu majaailee?
 - § Muuta kontrollitietoa? Viitebitit: **Modified**, **Referenced**



KJ kurssin pureskeltavaa



Sivutus "yleisintä"
Ó nyt vain siitä



Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 17















TLB vs. Cache

TLB Miss	Cache Miss
<ul style="list-style-type: none"> ▫ CPU waits idling ▫ HW implementation ▫ Invisible to process ▫ Data is copied from memory to TLB <ul style="list-style-type: none"> ▫ from page table data ▫ from cache? ▫ Delay 4 (or 2 or 8?) clock cycles 	<ul style="list-style-type: none"> ▫ CPU waits idling ▫ HW implementation ▫ Invisible to process ▫ Data is copied from memory to cache <ul style="list-style-type: none"> ▫ from page data ▫ Delay 4 (or 2 or 8?) clock cycles

Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 29

TLB Misses vs. Page Faults

TLB Miss	Page Fault
<ul style="list-style-type: none"> ▫ CPU waits idling ▫ HW implementation ▫ Data is copied from memory to TLB (or from cache) ▫ Delay 1-4 (?) clock cycles 	<ul style="list-style-type: none"> ▫ Process is suspended and cpu executes some other process ▫ SW implementation ▫ Data is copied from disk to memory ▫ Delay 30 ms (?) 


Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 30

Korvauspolitiikka

- Mikä sivu korvataan muistista, jos muistitilasta puutetta?
- Lokaalit / globaalit algoritmit
 - Prosessin omien sivujen joukosta
 - Kaikkein prosessien sivujen joukosta
- Algoritmeja
 - Clock, Second chance, LRU, ...
- MMU
 - aseta viittattaessa Referenced=1,
 - aseta Modified=1, jos sivun sisältö muuttuu
- KJ
 - Nollaa bitit aika-ajoin
 - Korvaa tarvittaessa sellainen, jossa R=0, M=0
 - M=1 → kirjoita muuttunut sivu levylle ennen uusiokäyttöä

KJ-kurssilla tarkemmin

Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 31



Monitasoinen sivutaulu (3)

- Monet järjestelmät sallivat suuren virtuaaliosoiteavaruuden
 - Myös ST jaetaan sivuihin, ja ST:n osia levyllä
 - Ylimmän tason ST mahtuu yhteen sivuun, aina muistissa

32b osoite

Dir	Page	Offset
10	10	12

(Sta05 Fig 8.4)

Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 33

Virtual Memory Policies (3)

- Fetch policy (noutopolitiikka)
 - demand paging: fetch page only when needed 1st time
 - working set: keep all needed pages in memory
 - prefetch: guess and start fetch early
- Placement policy (sijoituspolitiikka)
 - any frame for paged VM
- Replacement policy (poistopolitiikka)
 - local, consider pages just for this process for replacement
 - global, consider also pages for all other processes
 - dirty pages must be written to disk (likaiset, muutetut)

Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 34



Tietokoneen rakenne

Esimerkiksi Pentium (IA-32)

Ks. myös Tan06



Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 35



Pentumin tuki muistinhallinnalle

- **Unsegmented unpaged, max $2^{32} = 4$ GB**
 - Virtuaaliosoite = fyysinen osoite
 - Tehokas → käyttöä reaalialkajärjestelmissä
- **Unsegmented paged (Sivuttava), max 4 GB**
 - Lineaarinen osoiteavaruus
 - Sivu 4KB tai 4MB
 - Käytööikeudet sivukohtaisesti
- **Segmented unpaged (Segmentoiva), max $2^{48} = 64$ TB**
 - Useita segmenttejä → useita lineaarisia osoiteavaruuksia
 - Käytööikeudet segmenttikohtaisesti
- **Segmented paged (Sivuttava segmentointi), max 64 TB**
 - Muistinhallinta sivutusta käyttääen
 - Käytööikeudet segmenttikohtaisesti

Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 36



Pentium: Segmenttikuvaaja

Segment Descriptor (Segment Table Entry)	
Base	Defines the starting address of the segment within the 4-GByte linear address space.
D/B bit	In a code segment, this is the D bit and indicates whether operands and addressing modes are 16 or 32 bits.
Descriptor Privilege Level (DPL)	Specifies the privilege level of the segment referred to by this segment descriptor.
Granularity bit (G)	Indicates whether the Limit field is to be interpreted in units by one byte or 4 KBytes.
Limit	Defines the size of the segment. The processor interprets the limit field in one of two ways, depending on the granularity bit: in units of one byte, up to a segment size limit of 1 MByte, or in units of 4 KBytes, up to a segment size limit of 4 GBytes.
S bit	Determines whether a given segment is a system segment or a code or data segment.
Segment Present bit (P)	Used for nonpaged systems. It indicates whether the segment is present in main memory. For paged systems, this bit is always set to 1.
Type	Distinguishes between various kinds of segments and indicates the access attributes.

(Sta06 Table 8.5)


Pentium: Sivutaulu

Page Directory Entry and Page Table Entry	
Accessed bit (A)	This bit is set to 1 by the processor in both levels of page tables when a read or write operation to the corresponding page occurs.
Dirty bit (D)	This bit is set to 1 by the processor when a write operation to the corresponding page occurs.
Page Frame Address	Provides the physical address of the page in memory if the present bit is set. Since page frames are aligned on 4K boundaries, the bottom 12 bits are 0, and only the top 20 bits are included in the entry. In a page directory, the address is that of a page table.
Page Cache Disable bit (PCD)	Indicates whether data from page may be cached.
Page Size bit (PS)	Indicates whether page size is 4 KByte or 4 MByte.
Page Write Through bit (PWT)	Indicates whether write-through or write-back caching policy will be used for data in the corresponding page.
Present bit (P)	Indicates whether the page table or page is in main memory.
Read/Write bit (RW)	For user-level pages, indicates whether the page is read-only access or read/write access for user-level programs.
User/Supervisor bit (US)	Indicates whether the page is available only to the operating system (supervisor level) or is available to both operating system and applications (user level).

(Sta06 Table 8.5)


Pentium: Käyttöoikeudet

- **Privilege level** CPU:n tilarekisterissä PSW:ssä
 - 00=korkein, 11 = matalin
 - Korkeampi voi viitata alempille
 - Etuoikeutetut käskyt vain, kun level=00
- **Käyttöoikeus rajattavissa**
 - Segmentin valinta
 - § RPL, requested privilege level
 - Segmenttikuvaaja
 - § DPL, descriptor privilege level
 - § Type: koodi/data? \geq R/W
 - Sivutaulu
 - § R/W-bitti
- **Linux ja Windows:** vain kaksi käytössä



(Tan06 Fig 6-16)

Tietokoneen rakenne / 2007 / Liisa Marttinen 13.11.2007 Luento 5 - 41





Kertauskysymyksiä

- „ Mitä laitteiston tason tukea tarvitaan VM:n toteuttamiseksi?
- „ Miten sivutus ja segmentointi eroavat toisistaan?
- „ Miksi ne joskus yhdistetään?
- „ Miten TLB ja välimuisti suhtautuvat toisiinsa?