




# Muistin- hallinta






Stallings: Ch 8.3-8.6

- n Heittovaihto vs. Virtuaalimuisti
- n Esim: Pentium



# Teemu's Cheesecake

Register, on-chip cache, memory, disk, and tape speeds relative to times locating cheese for the cheese cake you are baking...





# Virtual Memory

(virtuaalimuisti)

- n Problem: How can I make my (main) memory as big as my disk drive?
- n Answer: Virtual memory
  - u keep only most probably referenced data in memory, and rest of it in disk
    - § disk is much bigger and slower than memory
    - § address in machine instruction may be different than memory address
    - § need to have efficient address mapping
    - § most of references are for data in memory
  - u joint solution with HW & SW



## Other Problems Often Solved with VM

- n If you must want to have many processes in memory at the same time, how do you keep track of memory usage?
- n How do you prevent one process from touching another process' memory areas?
- n What if a process needs more memory than we have?



# Memory Management Problem

- n How much memory for each process?
  - u Is it fixed amount during the process run time or can it vary during the run time?
- n Where should that memory be?
  - u In a continuous or discontinuous area?
  - u Is the location the same during the run time or can it vary dynamically during the run time?
- n How is that memory managed?
- n How is that memory referenced?



# Partitioning

- n How much physical memory for each process?
- n Static (fixed) partitioning (staattiset tai kiinteät partitiot)
  - u Amount of physical memory determined at process creation time
  - u Continuous memory allocation for partition
- n Dynamic partitioning (dynaamiset partitiot)
  - u Amount of physical memory given to a process varies in time
    - § Due to process requirements (of this process)
    - § Due to system (I.e., other processes) requirements



# Static Partitioning

n Equal size - give everybody the same amount

Sta06 Fig. 8.13 (a)

u fixed size - big enough for everybody

§ too much for most

u need more? Can not run!

n Unequal size

Sta06 Fig. 8.13 (b)

u sizes predetermined

n Variable size

u Size determined at process creation time

Sta06 Fig. 8.14



# Fragmentation


- n **Internal fragmentation** (sisäinen pirstoutuminen)
  - u unused memory inside allocated block
  - u e.g., equal size fixed memory partitions Sta06 Fig. 8.13 (a)
  
- n **External fragmentation** (ulkoinen pirstoutuminen)
  - u enough free memory, but it is splintered as many un-allocatable blocks
  - u e.g., unequal size partitions Sta06 Fig. 8.13 (b)  
or dynamic fixed size (variable size) memory partitions Sta06 Fig. 8.14





# Dynamic Partitioning

- n Process must be able to run with varying amounts of main memory
  - u all of memory space is not in physical memory
  - u need some minimum amount of memory
- n New process?
  - u reduce amount of memory for some (lower priority) processes
- n Not enough memory for some process?
  - u reduce amount of memory for some (lower priority) processes
  - u kick (swap) out some (lower priority) process




# Address Mapping <sup>(4)</sup>

(osoitteen muunnos)

Pascal, Java:

```
while (...)  
  X := Y+Z;
```



Symbolic Assembler:

```
loop: LOAD    R1, Y  
      ADD     R1, Z  
      STORE   R1, X
```

Textual machine language:

```
1312: LOAD    R1, 2510  
      ADD     R1, 2514  
      STORE   R1, 2600
```

(addresses relative to 0)


Execution time:

```
101312: LOAD  R1,102510  
        ADD   R1,102514  
        ADD   R1,102600
```

(real, actual!)



# Address Mapping (2)





## Address Mapping (2)

### n At program load time

- u Loader (lataaja)
- u Static address binding (staattinen osoitteiden sidonta)

### n At program execution time

- u Cpu
- u With every instruction
- u Dynamic address binding (dynaaminen osoitteiden sidonta)
- u Swapping
- u Virtual memory



# Heittovaihto (swapping)

- n **Prosessilla yhtenäinen muistialue**
  - u Prosessi joko muistissa tai levyllä
  - u Prosessinkuvaaja (PCB) aina muistissa
- n **Ajonaikainen osoitemuunnos**
  - u Looginen osoite  $\rightarrow$  fyysinen muistiosoite
- n **Laitteistotuki = MMU**
  - u Kanta- ja rajarekisteri
  - u "Bounds exceeded"-keskeytys
- n **KJ**
  - u Kirjanpito vapaista muistialueista
  - u Prosessien siirto levyltä muistiin / muistista levyille
  - u Prosessin vaihto: kanta- ja rajarekisterin asetus
  - u Virheellinen muistiviite: tapa prosessi

Lisätietoja  
KJ-kurssilla



# VM Implementation

## n Methods

- u Base and limit registers
- u Segmentation
- u Paging
- u Segmented paging, multilevel paging

## n Hardware support


- u MMU - Memory Management Unit
  - § Part of processor
  - § Varies with different methods
- u Sets limits on what types of virtual memory (methods) can be implemented using this HW



# Base and Limit Registers

- n Continuous memory partitions
  - u One or more (4?) per process
  - u May have separate base and limit registers
    - § Code, data, shared data, etc
    - § By default, or given explicitly in each mem. ref.
- n *BASE* and *LIMIT* registers in MMU
  - u All addresses logical in machine instructions
  - u Exec. time address mapping for address (x):
    - § Check:  $x < LIMIT$
    - § Physical address:  $BASE+x$

# Osoitteenmuunnos rajarekistereitä käyttäen







# Virtuaalimuisti

n Vain tarvittavat prosessin palat muistissa, ei tarvitse sijaita peräkkäin muistissa

- u Tarvenouto

KJ kurssin  
pureskeltavaa

n Palojen koko?

- u Vakiokokoiset palat = **Sivutus**

Sivutus “yleisintä”  
Ø nyt vain siitä

- u Palojen koko vaihtelee = **Segmentointi**

- u Yhdistettynä = **Sivutettu segmentointi**

n KJ:n kirjanpito

- u Sivutilataulu (page frame table)

- § Mitkä sivutilat vapaita, mitkä varattuja?

- u Jokaisella prosessilla oma sivutaulu (page table)


- § Onko sivu muistissa vai levyllä? **P**resence-bitti

- § Missä sivutilassa sivu majoilee?

- § Muuta kontrollitietoa? Viitebitit: **M**odified, **R**=Referenced




# Virtuaalimuisti: Sivutus



(Sta06 Fig 8.15)




# Sivuttavan virtuaalimuistin osoitteenmuunnos



(Sta06 Fig 8.16)



# Paged Address Translation (4)



# Page fault interrupt

## Page Fault (12)

Stop execution

Initiate reading page 1 from disk


Schedule next process to run

### I/O interrupt

Page 1 read, update page table

Make orig. process ready-to-run


Schedule orig. process again, at the same instruction





# Virtuaalimuisti: TLB

Translation Lookaside Buffer

- n Osoitemuunnos jokaiselle muistiviittaukselle, vähintään kerran per käsky
- n Sivutaulun alkio muistissa
  - = ylimääräinen muistinouto?
    - u Liian hidasta 
- n Ratkaisu
  - u Paikallisuus! Sitähän tarvitaan het'kohta uudestaan
  - u Pidä tallessa edellisissä muunnoksissa tarvittut sivutaulun alkiot
- n TLB, osoitemuunnospuskuri
  - u Vrt. välimuisti
  - u Nopea rekisterijoukko (esim. Pentium: 32 alkiota)
  - u Assosiatiiivinen haku
  - u Osumatodennäköisyys 99.9% ? (eli lähes aina!)





# Translation Lookaside Buffer

- n "Hit" on TLB?
  - u address translation is in TLB - real fast
- n "Miss" on TLB?
  - u must read page table entry from memory
  - u takes time
  - u cpu waits idle until it is done
- n Just like normal cache, but for address mapping
  - u implemented just like cache
  - u instead of cache line data have physical address
  - u split TLB? 1 or 2 levels?






# Sivunpuutoskeskeytyksen käsittely

Prosessin vaihto (ainakin 2 kpl)

Prosessin vaihto (ainakin 2 kpl)



(Sta06 Fig 8.18)



# Virtuaalimuisti


## n Laitteistotuki = MMU ja sen erikoisrekisterit

- u PTR (page table register)
  - § Sivutaulun fyysinen alkuosoite (tuotu PCB:stä)
- u TLB (translation lookaside buffer)
  - § Aiemmissa osoitteenmuunnoksissa käytettyjä tietoja = sivutaulun alkioita
- u "Page fault" -keskeytys
- u Viitebittien ylläpito

## n Prosessin vaihtuessa


- u PTR • sivutaulun fyysinen alkuosoite
- u TLB:n vanha sisältö invalidoitava
  - § TLB:n alkioissa Validi-bitit
  - § Muuttuneet alkiot takaisin muistiin ("cache block")

# Memory Organisation (3)





# TLB ja välimuisti





# TLB vs. Cache

## TLB Miss

- n CPU waits idling
- n HW implementation
- n Invisible to process
- n Data is copied from memory to TLB
  - u from page table data
  - u from cache?
- n Delay 4 (or 2 or 8?) clock cycles

## Cache Miss


- CPU waits idling
- HW implementation
- Invisible to process
- Data is copied from memory to cache
  - from page data
- Delay 4 (or 2 or 8?) clock cycles



# TLB Misses vs. Page Faults

## TLB Miss

- n **CPU waits idling**
- n **HW implementation**
- n **Data is copied from memory to TLB (or from cache)**
- n **Delay 1-4 (?) clock cycles**



## Page Fault

- Process is suspended and cpu executes some other process
- SW implementation
- Data is copied from disk to memory
- Delay 30 ms (?)





# Korvauspolitiikka

- n Mikä sivu korvataan muistista, jos muistitilasta puutetta?
- n Lokaalit / globaalit algoritmit
  - u Prosessin omien sivujen joukosta
  - u Kaikkein prosessien sivujen joukosta
- n Algoritmeja
  - u Clock, Second change, LRU, ...
- n MMU
  - u aseta viitattaessa Referenced=1,
  - u aseta Modified=1, jos sivun sisältö muuttuu
- n KJ
  - u Nollaa bitit aika-ajoin
  - u Korvaa tarvittaessa sellainen, jossa R=0, M=0
  - u M=1  $\bar{O}$  kirjoita muuttunut sivu levyille ennen uusiokäyttöä

KJ-kurssilla  
tarkemmin








## Monitasoinen sivutaulu (3)

- Monet järjestelmät sallivat suuren virtuaaliosoiteavaruuden
  - Myös ST jaetaan sivuihin, ja ST:n osia levyllä
  - Ylimmän tason ST mahtuu yhteen sivuun, aina muistissa





# Virtual Memory Policies <sup>(3)</sup>

- n Fetch policy (noutopolitiikka)
  - u demand paging: fetch page only when needed 1st time
  - u working set: keep all needed pages in memory
  - u prefetch: guess and start fetch early
- n Placement policy (sijoituspolitiikka)
  - u any frame for paged VM
- n Replacement policy (poistopolitiikka)
  - u local, consider pages just for this process for replacement
  - u global, consider also pages for all other processes
  - u dirty pages must be written to disk (likaiset, muutetut)



# Tietokoneen rakenne

## Esimerkiksi Pentium (IA-32)

Ks. myös Tan06




# Pentiumin tuki muistinhallinnalle

- n Unsegmented unpaged, max  $2^{32} = 4$  GB
  - u Virtuaaliosoite = fyysinen osoite
  - u Tehokas  $\bar{\text{O}}$  käyttöä reaaliaikajärjestelmissä
- n Unsegmented paged (Sivuttava), max 4 GB
  - u Lineaarinen osoiteavaruus
  - u Sivu 4KB tai 4MB
  - u Käyttöoikeudet sivukohtaisesti
- n Segmented unpaged (Segmentoiva), max  $2^{48} = 64$  TB
  - u Useita segmenttejä  $\bar{\text{O}}$  useita lineaarisia osoiteavaruuksia
  - u Käyttöoikeudet segmenttikohtaisesti
- n Segmented paged (Sivuttava segmentointi), max 64 TB
  - u Muistinhallinta sivutusta käyttäen
  - u Käyttöoikeudet segmenttikohtaisesti



# Pentium: Osoitemuunnos



(Sta06 Fig 8.21)


- Jos Paging=Enabled, käytä sivutauluja, muuten lineaarinen osoite = fyysinen osoite (KJ, esim. laiteajurit?)
- Kontrollirekisterit ks. s. 444 [Sta06]



# Pentium: Osoitemuunnos


## n Segment selector

- u Global / Local
- u Segmentin numero
  - § Global/Local Descriptor Table (GDT/LDT)



## n Segment descriptor

(Tan06 Fig 6-12, 6-13)





# Pentium: Segmenttikuvaaja

## Segment Descriptor (Segment Table Entry)

### Base

Defines the starting address of the segment within the 4-GByte linear address space.

### D/B bit

In a code segment, this is the D bit and indicates whether operands and addressing modes are 16 or 32 bits.

### Descriptor Privilege Level (DPL)

Specifies the privilege level of the segment referred to by this segment descriptor.

### Granularity bit (G)

Indicates whether the Limit field is to be interpreted in units by one byte or 4 KBytes.

### Limit

Defines the size of the segment. The processor interprets the limit field in one of two ways, depending on the granularity bit: in units of one byte, up to a segment size limit of 1 MByte, or in units of 4 KBytes, up to a segment size limit of 4 GBytes.

### S bit

Determines whether a given segment is a system segment or a code or data segment.

### Segment Present bit (P)

Used for nonpaged systems. It indicates whether the segment is present in main memory. For paged systems, this bit is always set to 1.

### Type

Distinguishes between various kinds of segments and indicates the access attributes.

(Sta06 Table 8.5)

# Pentium: Sivutaulu



## Page Directory Entry and Page Table Entry

### Accessed bit (A)

This bit is set to 1 by the processor in both levels of page tables when a read or write operation to the corresponding page occurs.

### Dirty bit (D)

This bit is set to 1 by the processor when a write operation to the corresponding page occurs.

### Page Frame Address

Provides the physical address of the page in memory if the present bit is set. Since page frames are aligned on 4K boundaries, the bottom 12 bits are 0, and only the top 20 bits are included in the entry. In a page directory, the address is that of a page table.

### Page Cache Disable bit (PCD)

Indicates whether data from page may be cached.

### Page Size bit (PS)

Indicates whether page size is 4 KByte or 4 MByte.

### Page Write Through bit (PWT)

Indicates whether write-through or write-back caching policy will be used for data in the corresponding page.

### Present bit (P)

Indicates whether the page table or page is in main memory.

### Read/Write bit (RW)

For user-level pages, indicates whether the page is read-only access or read/write access for user-level programs.

### User/Supervisor bit (US)

Indicates whether the page is available only to the operating system (supervisor level) or is available to both operating system and applications (user level).

(Sta06 Table 8.5)





# Pentium: Käyttöoikeudet


n **Privilege level** CPU:n tilarekisterissä PSW:ssä

- u 00=korkein, 11 = matalin
- u Korkeampi voi viitata alemmille
- u Etuoikeutetut käskyt vain, kun level=00

n **Käyttöoikeus rajattavissa**

- u Segmentin valinta
  - § RPL, requested privilege level
- u Segmenttikuvaaja
  - § DPL, descriptor privilege level
  - § Type: koodi/data? ž R/W
- u Sivutaulu
  - § R/W-bitti

n **Linux ja Windows: vain kaksi käytössä**



(Tan06 Fig 6-16)

# Hennessy-Patterson: Computer Architecture, Fig 5.47 Alpha AXP

**Instr. TLB**  
fully assoc,  
12 entries

**Instr. CACHE**  
direct mapped,  
8 KB,  
256 lines (a'32B)


**Unified Level 2 CACHE**  
2 MB, 64K lines (a'32B)  
direct mapped,  
write-back

**Data TLB**  
fully assoc,  
32 entries

**Data CACHE**  
direct mapped,  
8 KB,  
256 lines

**Main Memory**

**Disk**





## Kertauskysymyksiä

- n Mitä laitteistotason tukea tarvitaan VM:n toteuttamiseksi?
- n Miten sivutus ja segmentointi eroavat toisistaan?
- n Miksi ne joskus yhdistetään?
- n Miten TLB ja välimuisti suhtautuvat toisiinsa?