## Lecture 2

## Ttk-91 System

## Ttk-91 hardware <br> Location of data <br> Memory use

Ttk-91 machine language
Addressing data
Indexing, arrays, records

## Execution Time Contents of Processor and Memory <br> memory

processor, CPU


Library routines
Code (for program in execution)

Operating system

Bus

## TTK-91 Processor Structure



## TTK-91 Machine Instruction

- Ttk-91 instruction in bit-level is always:

| OPER (opcode) 8 bit field | $\begin{aligned} & \text { Rj } \\ & 3 \text { bit } \end{aligned}$ | $\begin{aligned} & \text { M } \\ & 2 \text { bit } \end{aligned}$ | Ri 3 bit | ADDR (address, constant) 16 bit field |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 21 | 19 | 16 | - |  |

$\mathrm{Rj}=1$ st operand, result
$\mathrm{Ri}=$ index register ( 0 三 not used now)
(small) memory address or constant
$\mathrm{M}=\mathrm{nr}$ of memory loads for $\underline{2}^{\text {nd }}$ operand (before operation execution)
(addressing mode) 00, immediate operand (STORE: direct addressing) 01, direct addressing (STORE: indirect addressing) 10, indirect addressing (STORE: invalid value)
( 11, invalid value $\rightarrow$ error, bad mode exception )

## TTK-91 Base and Limit Registers

Virtual (logical) address space


512:


LIMIT: 512

Physical address space

addresses
used by
processor

$\longrightarrow$| addresses |
| :--- |
| used by |
| memory |

## Execution Time Data Location

- In memory (in main memory)
- large E.g., 256 MB , or 64 M 32 bit words
- slow

Esim. 50-150 ns

- in data area, or in constant field in instruction?
- In register set
- small E.g., 256 B, or 64 words of 32 bits
- fast
E.g., 1 ns TTK-91: R0-R7 + PC + ...

When in value of variable $X$ in memory?
When is it in register?
Where in memory? How is it referenced?

## TTK-91 Operations

- Addressing memory
- Ordinary: load \& store alone, or with arithmetics
- Stack operations (to implement subroutines)
- I/O instructions for predefined I/O devices
- Integer arithmetic operations (integer data)
- Logical ops for bit values (raw bit data)
- Shift ops for bit values (raw bit data)
- Control transfer ops
- Where is the next instruction to execute?
(unless it is in the default position, next mem location)
- Other instructions (e.g., NOP)


## TTK-91 Memory Addressing Ops

- LOAD
- Same instruction is also LOAD R0, R5 used to copy register values ("move" operation)
- STORE STORE R2, X
- Always stores in memory STORE R3, Tbl(R4)
- PUSH, POP, PUSHR, POPR
- To implement subroutines

PUSH SP, R1 ; store to stack POP SP, R1 ; take from stack

- More details given later on


## TTK-91 I/O Operations

- IN IN R3, =KBD
- Read (integer) value to register from given device (only device KBD defined)
- OUT OUT R2, =CRT
- Output (integr) value in register to given device (only device CRT defined)
- Devices?
- KBD - KeyBoarD, stdin
- CRT - Cathode Ray Tube, display, stdout
- Nothing else! (no disks, no networks, ...)


## TTK-91

## Integer Ops

- LOAD ("move") LOAD R3, R1 ; R3 $\leftarrow \mathrm{R} 1$
- ADD, SUB ADD R3, X ; R3 $\leftarrow \mathrm{R} 3+\operatorname{Mem}(\mathrm{X})$

$$
\text { SUB R3, }=1 \quad ; \text { R3 } \leftarrow \text { R3-1 }
$$

- MUL


## MUL R3, Tbl(R1) ; R3 $\leftarrow \mathrm{R} 3 * \operatorname{Mem}(\mathrm{Tbl}+\mathrm{R} 1)$

- DIV, MOD

> | LOAD R1,=14 |  |
| :--- | :--- |
| DIV R1,=3 | $;$ R1 $\leftarrow 4$ |
| LOAD R1,=14 |  |
| MOD R1,=3 | $;$ R1 $\leftarrow 2$ |

## TTK-91 Logical (Bit) Ops (4)

- NOT, AND, OR, XOR
- For all 32 bits in word
- Operations are done one bit at a time (bitwise)



## TTK-91 Bit Shifts

- SHL, SHR, SHRA
- Move bits left or right
- Fill with zeroes (or with sign bit (leftmost bit), SHRA)

$$
\text { LOAD R1,=5 } \quad ; \mathrm{R} 1=000 \ldots 00000101=5
$$

$$
\text { SHL R1,=1 } ; \mathrm{R} 1=000 \ldots 00001010=10
$$

- Shifting one bit left is the same as multiplying by 2. (if leftmost sign bit remains the same all the time)
- With positive numbers, shifting right is usually the same as divide by 2. Much faster op than divide!

$$
\begin{aligned}
& \text { LOAD R1,=5 } \quad ; \mathrm{R} 1=000 \ldots 00000101=5 \\
& \text { SHR R1,=1 } \quad ; \mathrm{R} 1=\underline{0} 00 \ldots 00000010=2
\end{aligned}
$$

$$
\begin{array}{ll}
\text { LOAD R1,=-5 } & ; \mathrm{R} 1=111 \ldots 11111011=-5 \\
\text { SHRA R1,=1 } & ; \mathrm{R} 1=111 \ldots 11111101=-3
\end{array}
$$

## TTK-91 <br> Control Transfer Ops

- JUMP
- COMP

JUMP Loop
COMP R3,=27

COMP R2, X

- Set comparison result to status register SR: L, E or G
- JLES, JEQU, JGRE, JNLE, JNEQU, JNGRE
- Based on comparison result stored in JGRE Loop state register SR (e.g., preceding COMP instruction)
- JNEG, JZER, JPOS, JNNEG, JNZER, JNPOS
- Based on value of $1^{\text {st }}$ register Rj JPOS R1, Loop
- CALL, EXIT (subroutines, discussed later)
- SVC
$3 / 23 / 2020$

SVC SP, =HALT ; program completes exec.

## TTK-91 Other Instructions

- NOP
- No OPeration, empty instruction, do nothing
- Reserves 1 word of memory (in code)
- Executes the same way as any other instruction
- Uses time
- May have address to jump to



## Data Addressing in TTK-91

- Only for the 2nd operand
- 1st operand is always a register
välitön operandi
- Immediate operand (no memory access)
- OPER Rj, =ADDR(Ri) $\mathrm{M}=0=\underline{0 b 00}$
- 2nd operand: ADDR+Ri (bit presentation)
- Either component can be missing (ADDR=0, Ri=R0)
- Direct addressing (indexed addressing)
- OPER Rj, ADDR (Ri) $\quad \mathrm{M}=1=0 \mathrm{~b} 01$
- 2nd operand : Mem(ADDR+Ri)
- Indirect addressing (indirect indexed addressing)
- OPER Rj, @ADDR(Ri) M=2 = 0b10 epäsuora
- 2nd operand : Mem(Mem(ADDR+Ri))
$18=x+$
indeksoitu muistiosoitus


# Get 2nd Operand with Indexing 

LOAD R4,=Tbl(R3) LOAD R4,Tbl(R3) LOAD R4, @Tbl(R3)

- Compute 1 st so called effective address, EA

$$
\mathrm{EA}=\mathrm{Tbl}+(\mathrm{R} 3)=201
$$

- Do as many memory accesses (or none) as specified by mode

$$
-"=": M=0 \quad \text { R4 } 4201 \quad \text { (immediate) }
$$

- nothing: $\mathrm{M}=1$
$\mathrm{R} 4 \leftarrow \operatorname{Mem}[201]$ (= 11) (indexed direct)
- "@": M=2

$$
\begin{aligned}
& \mathrm{R} 4 \leftarrow \operatorname{Mem}[\operatorname{Mem}[201] \\
&=\operatorname{Mem}\left[\begin{array}{cc}
11
\end{array}\right]=300 \\
& \hline
\end{aligned}
$$

Just register nr after '@, $\Rightarrow \mathrm{M}=1$, just 1 mem access LOAD R4, @R4 (feature, not a bug)
STORE instr $\Rightarrow 1$ less mem reads and one mem write

## Indexed Addressing Mode with

## Arrays and Records

- Arrays (1D)
- Array starting address as constant
- Array index in index register (Ri)
- Records (objects)
- Record starting address in register
- Record field's relative address (in record) as instruction constant

185414

LOAD R2, Salary(R5)
6
1244

## TTK-91 Assembler

## Pseudo-Instructions (Pragmas)

pseudokäskyt, kääntäjän ohjauskäskyt

Do not generate executable instructions

- Directives to compiler, or loader

EQU - Equal

- Give certain value to symbol, in symbol table

DC - data constant

- Reserve one worrd from memory, initialize it to given value, set it's address as value for given symbol
- Allocate space for variable or constant LOAD R1, Fifty

DS - data segment
Tbl DS 200

- Reserve many words from memory, initial values undefined, set it's address as value for given symbol
- Allocate space for array or record LOAD R3,Tbl(R1)

\section*{TTK-91 Symbolic Assembly Language Program <br> | X | DC | 13 |
| :--- | :--- | :--- |
| Y | DC | 15 |
|  |  |  |
| MAIN LOAD R1, X |  |  |
| ADD | R1, Y |  |
| OUT | R1, =CRT |  |
| SVC | SP, =HALT |  |}

What are the values for these symbols?
X? MAIN? CRT? ADD?

# Some typical 80x86 instructions and their function 

| Instruction | Function |
| :---: | :---: |
| JE name | If equal (CC) EIP= name); EIP-128 $\leq$ name $<$ EIP + 128 |
| JMP name | \{EIP = NAME \} ; |
| CALL name | $S P=S P-4 ; M[S P]=E I P+5 ; E I P=$ name; |
| MOVW EBX,[EDI + 45] | $\mathrm{EBX}=\mathrm{M}[E D I+45]$ |
| PUSH ESI | SP=SP-4; M[SP] = ESI |
| POP EDI | $\mathrm{EDI}=\mathrm{M}[\mathrm{SP}] ; \mathrm{SP}=\mathrm{SP}+4$ |
| ADD EAX,\#6765 | $\mathrm{EAX}=\mathrm{EAX}+6765$ |
| TEST EDX,\#42 | Set condition codea (flags) with EDX \& 42 |
| MOVSL | $\begin{aligned} & \mathrm{M}[\mathrm{EDI}]=\mathrm{M}[\mathrm{ESI}] ; \\ & \mathrm{EDI}=\mathrm{EDI}+4 ; \mathrm{ESI}=\mathrm{ESI}+4 \end{aligned}$ |

Fig. 3.32 [Patterson-Hennessy 1998]

