Lecture 7 Data Integrity Internal Memory

Parity Hamming Code Cache Memory

Checking Data Integrity In general case, you can not confirm data integrity

- Errors may be observed and sometime automatically corrected
 - Due to a fault data becomes erroneous (error)
 - Bit is still always 1 or 0
 - E.g., bit "flips" in memory or in transmission
 - Memory circuit may have a <u>fault</u> (static fault)
 - Subatomic particle may flip bit in memory or in transmission (transient fault)
 - Uncorrected error may cause a <u>failure</u>
- Database inconsistency is separate topic!

25.2.2020

More

info?

fault

error

failure

Data-

courses

base

Fault, Error, Failure

- *The Big Bang Theory* tv-series
 - Penny slips in bath tub?
 - Sheldon explains to doctor that



- the problem (<u>fault</u>) was no anti-skid surface in bath tub, which caused slipping (<u>error</u>), which in turn caused a fracture (<u>failure</u>). Penny said that she slipped in a tub.
- Space Shuttle
 - <u>Faults</u> were usually problems in programmer training
 - Error was a problem in code
 - Errors were classified (1-5) based on the <u>failure</u> they would cause (if executed)

- <u>Failure</u> could be minor (1), or "loss of vehicle" (5)

Protecting Data Integrity

- Faults and errors happen, even though they are rare
- Use extra bits, which allows errors to be <u>detected</u> and possibly to be <u>corrected</u> (need to know which bit was bad!)
- System does the checking automatically
 - At hardware level, e.g.,
 - Memory circuit checks, whether data has changes during storate, and maybe corrects erroneous data
 - CPU MMU checks, whether data has become erroneous during bus transit, and maybe corrects erroneous data
 - At software level, e.g.,
 - There are no errors in 4KB data packet received
- Data integrity vs. accepted risk
 - Accept bad data not found once a year? Once in 10 years?
 - Risk management

25.2.2020

Bit level checks

- Memory circuits, buses, disks, data transmissions
- How many flipped (erroneous) bits are <u>detected</u>?
- How many flipped bits can be automatically <u>corrected</u>?

National ID Nr, Hetu

Hetu: 120464-121C (chars, not bits)

Hetu: 1 (char)

Hetu: 0 (char)

Hetu: +10%

- How many <u>extra bits</u> are needed to detect and correct erroneous bits?
 - More memory, more disk space?
 - Extra wires in bus?
- Is error detection and Hetu: software correcting done at hardware or at software level?

25.2.2020

Parity bit

Detect: All one bit errors

- One extra bit for each data item
 - Byte, word, data packet (?)
- Even parity: number of 1-bits is always even
- Odd parity: number of 1-bits is always odd
- Detect: 1 bit errors
- Correct: 0 bit errors
- OK for situations, where 2 or more errors are unlikely
- Example (even parity)

0010 001 0

1000 1101 1111 001 1

Extra space needed: 12.5%

2/25/2020

Copyright Teemu Kerola 2020

6.25%

Finnish IBAN Bank Number

Detect:

All 1 character errors
Most 2 character errors
All switches of 2 chars
Most other errors

50001500000123 FI00 ↓ ∕_ 50001500000123 15 18 00

 $> 50001500000123 \ 15 \ 18 \ 00 \ \text{mod} \ 97 = \ 61$

≥ 98-61 = 37

∽ FI<u>37</u> 5000 1500 0001 23

(New, IBAN) Bank account number

25.2.2020

>



Hamming Distance (R. Hamming 1950)

In given coding system (e.g., ISO Latin-1), how many bits in any code (e.g., $A' = 0x41 = 0100\ 0001$) must be flipped, that it will become to some other (any other) <u>legal</u> code?



- ISO Latin-1 Hamming distance: 1
- With parity bit, Hamming distance: 2
 - What is the likelyhood for 2 bit error (vs. 1 bit error)?
 - Is it sufficiently small?

Prob{ "2 bit error" } = $(Prob\{ "1 bit error" \})^2$

if errors are independent





25.2.2020



CRC - Cyclic Redundancy Code

- Integrity check used in data transmissions
- Check sum (16 bits) for large data set (msg?) – compute $CRC_s = f (msg) \% 2^{16}$ (last 16 bits)
 - Send msg and CRC_s
 - Recieve msg and CRC_s
 - Compute CRC_R from message and compare it to CRC_S
 - If something wrong, ask msg to be sent again

CRC-CCITT CRCs detect: All single- and double-bit errors All errors of an odd number of bits All error bursts of 16 bits or less In summary, 99.998% of all errors

Data Integrity Usage Areas

- The more closer to processor, the more important data integrity is
- Internal regs, internal bus, memory bus, other buses (hw)
 - Error correcting Hamming-koodi
 - Extra wires for parity bits
 - <u>Hw-circuits</u> to check parity bits (time to do it!?)
- Networks (sw)
 - CRC with retransmissions
 - If errors occur, there is often many of them
 - Hamming code would not be enough anyway
 - Parity bit alone would not detect (e.g.) 2 bit errors

Replication of devices/systems

- Many memory circuits or disks, with replicated data
- Many CPUs, executing same instructions
- Many systems, executing same programs
 - Voting for each phase: majority wins
 - Complex? Slow?
 - Erroneous system taken out automatically?
 - Replaced by a backup system?
- Same of different types of systms, similar software
 - Same specs, different software teams, same inputs

"Four of the five computers (IBM AP-101) on the space shuttle Columbia ran identical software and compared results with each other before giving the go-ahead to take a specific action. The fifth computer (also IBM AP-101) ran a different version of the software and was used only if the others failed."

http://www.hq.nasa.gov/office/pao/History/computers/contents.html

2/25/2020

Cache and Memory

Cache

- Problem: main memory is pretty far from CPU
- Solution: cache next to CPU
 - Keep copies of recently referenced main memory areas

Register reference time: X Memory ref. time: 50-200X? (rough estimate)

Cache reference time: ~2-4X?

- <u>Every</u> memory reference is now:
 - Check if referenced data is in cache
 - If data is not in cache, fetch it from main memory
 - CPU just waits idle, hw implementation!
 - Make the reference to data (code or data) from cache
 - (possibly store modified data to main memory)



Implementing Memory

- Different technologies to different level of memory
- RAM Random-Access Semiconductor Memory
 - Give address and read/write signal
 - Any location read/written in the same time

random access

- Lose power \Rightarrow lose memory data

volatile memory

All current main memory technologies are "random access"

25.2.2020

Two main Technologies for RAM

- DRAM: dynamic RAM, cheaper, slower, data must be refreshed every (e.g.) every 2 ms
 - Main memory in most systems
 - Implemented with "leaking" condensators
- SRAM: static RAM, more expensive (~10-20x), faster (~10-50x), takes more space, does not require refreshing
 - Registers in CPU
 - Cache in most systems
 - Memory in high end servers and supercomputers
 - Implemented with similar logic gates as processor

Other Implementation Technologies for RAM

- SDRAM (synchronous dynamic random access memory)
 - Internal buffer, many memory ops in transit
- DDR (double data rate) SDRAM
 - Two data transfers in one clock cycle, one in ascending and the other in descending pulse phase

ROM technologies

- ROM Read-Only Memory
 - Data sustained without power

(non-volatile)

- Can only be read, not written
 - E.g., system initialization code (BIOS)
- Written at chip manufacture time, Mask-ROM
 - Not in use any more
 - Same technology as CPU design
- Bad: errors in code cannot be fixed
- Update: insert new chip onto mother board
- Random access
- Usually slower than RAM (~10x)

TISTORY

Programmable ROM-memories

- PROM Programmable ROM
 - Written just once
 - Update: "burn" data to empty PROM

• EPROM - Erasable PROM

- Erase all at once, not one word at a time
- Erase all data with 20 min. UV-radiation in "oven", load new data to erased EPROM

EEPROM - Electronically Erasable PROM

- Can erase electronically individual bytes
- FLASH EEPROM memory
 - Can erase all data at once electronically (while chip in system)
 - Normal voltage, all or one block at a time
 - Faster than EEPROM
- Flash Drive, SSD Solid State Disk
 - Large memories implemented with flash technology
 - OS sees often (not always) as hard disk

25.2.2020

read-

mostly

memory

Copyright Teemu Kerola 2020

ISTOP

1STOR

SSD – Solid State Disk

- Packaged Flash-memory (e.g.)
- Limited number or writes per block (e.g., 100 000)
 - Written physical memory blocks are rotated
 - Spare blocks ready to be taken into use
 - File cache in main memory may reduce number of writes
- Use time: 5-10v? (not forever!)
- Many technologies
 - nor: read/write one word at a time, slower
 - nand: read/write one block at a time, faster

SSD vs. Hard Disk (HDD)

- I/O per sec: SSD maybe 100x faster
- Access time: SSD maybe 10-100x faster
- Capacity: HDD maybe 4x
- SSD stands vibration, does not wear out, talks less power, takes less space
- Hinta: SSD ehkä 8x (2016)
 - HDD 2 TB, 70e
 - SSD 1 TB, 280e
- Eventually SSD will probably replace HDD



Memory Hierarchy

Flash?
SSD?
File server?
Cloud?



Figure 4.1 The Memory Hierarchy

-- End --

- Acoustic mercury tube
 - Piezielectric quartz crystal changed electric current to acoustic signal (and vice versa)
 - 1000 bits per 1.45m tube
 - Read: wait until wanted data is at the end of tube, read it, and write it back to the other end of tube
 - W. Shockley & J.P. Eckert, 1946
 - M. Wilkes, EDSAC Electronic
 Delay Storage Automatic
 Calculator, 1949



