## Data Integrity Internal Memory

## Parity <br> Hamming Code <br> Cache <br> Memory

## Checking Data Integrity

- In general case, you can not confirm data integrity
- Errors may be observed and sometime automatically corrected
- Due to a fault data becomes erroneous (error)

failure
- Uncorrected error may cause a failure
- Database inconsistency is separate topic!
More

info? | Data- |
| :--- |
| base |
| courses |

## Fault, Error, Failure

- The Big Bang Theory tv-series
- Penny slips in bath tub?
- Sheldon explains to doctor that the problem (fault) was no anti-skid surface in bath tub, which caused slipping (error), which in turn caused a fracture (failure). Penny said that she slipped in a tub.
- Space Shuttle
- Faults were usually problems in programmer training
- Error was a problem in code

- Errors were classified (1-5) based on the failure they would cause (if executed)
- Failure could be minor (1), or "loss of vehicle" (5)


## Protecting Data Integrity

- Faults and errors happen, even though they are rare
- Use extra bits, which allows errors to be detected and possibly to be corrected (need to know which bit was bad!)
- System does the checking automatically
- At hardware level, e.g.,
- Memory circuit checks, whether data has changes during storate, and maybe corrects erroneous data
- CPU MMU checks, whether data has become erroneous during bus transit, and maybe corrects erroneous data
- At software level, e.g.,
- There are no errors in 4KB data packet received
- Data integrity vs. accepted risk
- Accept bad data not found once a year? Once in 10 years?
- Risk management


## Bit level checks

- Memory circuits, buses, disks, data transmissions

Hetu: 120464-121C (chars, not bits) bits are detected?

Hetu: 1 (char)

Hetu: 0 (char) automatically corrected?

- How many extra bits are needed to detect and correct erroneous bits?
- More memory, more disk space?

Hetu: +10\%

- Extra wires in bus?
- Is error detection and

Hetu: software correcting done at hardware or at software level?

## Parity bit

## Detect: All one bit errors

- One extra bit for each data item
- Byte, word, data packet (?)
- Even parity: number of 1 -bits is always even
- Odd parity: number of 1-bits is always odd
- Detect: 1 bit errors
- Correct: 0 bit errors
- OK for situations, where 2 or more errors are unlikely
- Example (even parity)


## Finnish IBAN Bank Number

Detect:

## All 1 character errors Most 2 character errors All switches of 2 chars Most other errors

(old)
Bank account number 500015-123

50001500000123 FI00


50001500000123151800
$50001500000123151800 \bmod 97=61$

$$
98-61=37
$$



FI37 50001500000123
Bank account number

## Hamming Distance (R. Hamming 1950)

- In given coding system (e.g., ISO Latin-1), how many bits in any code (e.g., ' $\mathrm{A}^{\prime}=0 \times 41=01000001$ ) must be flipped, that it will become to some other (any other) legal code?

- ISO Latin-1 Hamming distance: 1
- With parity bit, Hamming distance: 2
- What is the likelyhood for 2 bit error (vs. 1 bit error)?
- Is it sufficiently small?
$\operatorname{Prob}\{" 2$ bit error" $\}=(\operatorname{Prob}\{" 1 \text { bit error" }\})^{2}$
if errors are independent

Error Correcting Hamming Code (5) (R. Hamming 1950) Enlightening Example on the Principle (d) Correct

(a)

(b)

(c)

Figure 2-14. (a) Encoding of 1100. (b) Even parity added. (c) Error in $A C$.

$$
\begin{aligned}
& \text { [Tane99] } \\
& \text { (a) Each data bit (4) } \\
& \text { belongs to different set } \\
& \text { of parity sets (3) }
\end{aligned}
$$

(c) Sets A and C detect errors. Only one bit belongs to A and C, but not B. Now we know, which bit was flipped (assume only one bit was flipped).
(b) Need 3 "extra" parity bits!
25.2.2020

Copyright Teemu Kerola 2020
What if the error is in parity bit?

## Error Correcting Hamming Code

correct

Data: Bit nr:
1001100 7654321
erroneous
1101100
7654321
(even parity)

## Parity bit 1 checks bits $1,3,5,7$

Parity bit 2 checks bits 2, 3, 6, 7
Parity bit 4 checks bits $4,5,6,7$
Error occurs: bit 6 flips
$1=001$
$2=0 \mathbf{1} 0$
$3=0 \mathbf{1 1}$
$4=\mathbf{1 0 0}$
$5=\mathbf{1} 01$
$6=\mathbf{1 1} 0$
$7=\mathbf{1 1 1}$

Parity bit 2 checks bits 2, 3, 6, 7: ERROR
Parity bit 4 checks bits 4, 5, 6, 7: ERROR

$$
2+4=6 \Rightarrow \text { bit } 6 \text { is bad, correct (flip) it }
$$

Discuss

## CRC - Cyclic Redundancy Code

- Integrity check used in data transmissions
- Check sum (16 bits) for large data set (msg?)
- compute $\mathrm{CRC}_{\mathrm{S}}=\mathrm{f}(\mathrm{msg}) \% 2^{16}$ (last 16 bits)
- Send msg and CRC ${ }_{S}$
- Recieve msg and CRC ${ }_{S}$
- Compute $\mathrm{CRC}_{\mathrm{R}}$ from message and compare it to $\mathrm{CRC}_{\mathrm{S}}$
- If something wrong, ask msg to be sent again

CRC-CCITT CRCs detect:
All single- and double-bit errors
All errors of an odd number of bits
All error bursts of 16 bits or less In summary, $99.998 \%$ of all errors

## Data Integrity Usage Areas

- The more closer to processor, the more important data integrity is
- Internal regs, internal bus, memory bus, other buses (hw)
- Error correcting Hamming-koodi
- Extra wires for parity bits
- Hw-circuits to check parity bits (time to do it!?)
- Networks (sw)
- CRC with retransmissions
- If errors occur, there is often many of them
- Hamming code would not be enough anyway
- Parity bit alone would not detect (e.g.) 2 bit errors


## Replication of devices/systems

- Many memory circuits or disks, with replicated data
- Many CPUs, executing same instructions
- Many systems, executing same programs
- Voting for each phase: majority wins
- Complex? Slow?
- Erroneous system taken out automatically?
- Replaced by a backup system?
- Same of different types of systms, similar software
- Same specs, different software teams, same inputs
"Four of the five computers (IBM AP-101) on the space shuttle Columbia ran identical software and compared results with each other before giving the go-ahead to take a specific action. The fifth computer (also IBM AP-101) ran a different version of the software and was used only if the others failed."
http://www.hq.nasa.gov/office/pao/History/computers/contents.html


## Cache and Memory

## Cache

- Problem: main memory is pretty far from CPU
- Solution: cache next to CPU
- Keep copies of recently referenced main memory areas
- Every memory reference is now:
- Check if referenced data is in cache
- If data is not in cache, fetch it from main memory
- CPU just waits idle, hw implementation!
- Make the reference to data (code or data) from cache
- (possibly store modified data to main memory)


## Implementing Memory

- Different technologies to different level of memory
- RAM - Random-Access Semiconductor Memory
- Give address and read/write signal
- Any location read/written in the same time
- Lose power $\Rightarrow$ lose memory data
volatile memory

All current main memory technologies are "random access"

## Two main Technologies for RAM

- DRAM: dynamic RAM, cheaper, slower, data must be refreshed every (e.g.) every 2 ms
- Main memory in most systems
- Implemented with "leaking" condensators
- SRAM: static RAM, more expensive ( $\sim 10-20 x$ ), faster ( $\sim 10-50 \mathrm{x}$ ), takes more space, does not require refreshing
- Registers in CPU
- Cache in most systems
- Memory in high end servers and supercomputers
- Implemented with similar logic gates as processor


## Other Implementation Technologies for RAM

- SDRAM (synchronous dynamic random access memory)
- Internal buffer, many memory ops in transit
- DDR (double data rate) SDRAM
- Two data transfers in one clock cycle, one in ascending and the other in descending pulse phase


## ROM technologies

- ROM - Read-Only Memory
- Data sustained without power


## (non-volatile)

- Can only be read, not written
- E.g., system initialization code (BIOS)
- Written at chip manufacture time, Mask-ROM
- Not in use any more
- Same technology as CPU design
- Bad: errors in code cannot be fixed
- Update: insert new chip onto mother board
- Random access
- Usually slower than RAM (~10x)


## Programmable ROM-memories

- PROM - Programmable ROM
- Written just once
- Update: "burn" data to empty PROM


## - $E P R O M$ - Erasable PROM

- Erase all at once, not one word at a time
- Erase all data with 20 min . UV-radiation in "oven", load new data to erased EPROM
- EEPROM - Electronically Erasable PROM
- Can erase electronically individual bytes

FLASH EEPROM memory

- Can erase all data at once electronically (while chip in system)
- Normal voltage, all or one block at a time
- Faster than EEPROM
- Flash Drive, SSD - Solid State Disk
- Large memories implemented with flash technology
- OS sees often (not always) as hard disk


## SSD - Solid State Disk

- Packaged Flash-memory (e.g.)
- Limited number or writes per block (e.g., 100 000)
- Written physical memory blocks are rotated
- Spare blocks ready to be taken into use
- File cache in main memory may reduce number of writes
- Use time: $5-10 \mathrm{v}$ ? (not forever!)
- Many technologies
- nor: read/write one word at a time, slower
- nand: read/write one block at a time, faster


## SSD vs. Hard Disk (HDD)

- I/O per sec: SSD maybe 100x faster
- Access time: SSD maybe 10-100x faster
- Capacity: HDD maybe $4 x$
- SSD stands vibration, does not wear out, talks less power, takes less space
- Hinta: SSD ehkä 8x (2016)
- HDD 2 TB, 70e
- SSD 1 TB, 280e
- Eventually SSD will probably replace HDD


## Memory Hierarchy

- Flash?
- SSD?
- File server?
- Cloud?


Figure 4.1 The Memory Hierarchy

## -- End --

- Acoustic mercury tube
- Piezielectric quartz crystal changed electric current to acoustic signal (and vice versa)
- 1000 bits per 1.45 m tube
- Read: wait until wanted data is at the end of tube, read it, and write it back to the other end of tube
- W. Shockley \& J.P. Eckert, 1946
- M. Wilkes, EDSAC - Electronic Delay Storage Automatic Calculator, 1949


