Lecture 9 External Memory I/O

Memory hierarchy File system Hard disk (HDD) SSD, NVMe I/O implementation with device driver and device controller

Memory hierarchy

- External memory (HDD, SSD) is much <u>cheaper</u> per byte
- External memory is <u>much</u> <u>slower</u> than main memory
- Time/space optimization



- Large data set must be (usually) kept in external memory because of <u>cost</u>
- Small data set must be kept in main memory for speed
- All referenced data at <u>execution time</u> must be in main memory or even closer to processor
 - Processor cannot wait very long time for referenced data
 - Main memory is (somewhat) ok, external memory is too far
 - Cache makes main memory feel faster than it is

4/8/2020

Copyright Teemu Kerola 2020

Virtual Memory

- Part of memory hierarchy
- Answer to problem
 - How to implement memory, that is "as large" as disk (HDD, SSD, NVMe) and "as fast" as main memory?
- Two level solution
 - Main memory has all memory areas "currently needed"
 - Disk has all data
 - Copy when needed
 - Page fault interrupt (referenced data is not in main memory)



Virtual Memory Implementation

- Implementation methods
 - <u>Paging</u>, multi-level paging

More

info?

- segmentation, segmented paging
- Most of implementation is in OS software
 - Address translation: virtual address → main mem address
 Many machine instructions and memory references...
 - Copying data: main memory \leftrightarrow disk
 - Memory management, which memory areas in use
- <u>Hardware assistance</u>
 - In MMU (memory management unit)
 - Translation Lookaside Buffer (TLB) has most recent address translations (one type of cache)
 - Virtual address to main memory address translation is fast, if it is found from TLB

Operating

Systems

File System

- Part of OS, manages all files
- Checks for access rights when file opened
- Changes textual file names to physical addresses
- Keeps (OS) data structures, from which you can see which part of which file each process is accessing
- File systems reads and writes files in larger blocks (e.g., 2-8 KB or 2-8 MB)
 - User level processes may have byte access to files, and they do not need to know exact structure of files (OS device driver takes care of it)

read

write

execute

Storing Files on Disk

- File consists of many blocks
 - <u>block</u> = 1 or more disk <u>sector</u>
- File's directory entry
 - All blocks for each file
 - Blocks are read in given order

Smallest data segment in disk to read/write





Hard Disk (HDD) Access Time

 Block address: surface + track + sector

 Device driver finds from file system OS-tables
 Fig 6.2 [Sta16]





Copyright Teemu Kerola 2020

Discuss

SSD and NVMe

Solid State Disk

Non-Volatile Memory Express (NVMe, NVM Express)

- SSD
 - Some kind of flash circuit (e.g.)
 - Usually: OS sees it as another hard disk
- NVMe: OS sees it as flash memory
 - Faster, OS can utilize concurrency within implementation
- Blocks and pages
 - Files (e.g.) as 4 KB pages
 - Read/write (e.g.) as 512 KB blocks
 - Whole block must be written at a time
 - Writing may be to another new block
 - Each hw-block could have limit on nr of writes(e.g., 100K)
 - Spare blocks on circuit?

Device Controller (I/O Module)





I/O Implementation with <u>I/O Instructions</u>: Reference Device Controller Registers with Specific Machine Instructions

I/O konekäskyt

- I/O operation recognized from the opcode
 - I/O devices have their own machine instructions
 - I/O instructions have their own address space, they do not reference main memory
- I/O instructions have device controller id and device register nr (own I/O address space)
- Hard to extend use to new devices that may have different device registers (device memory referenced via bus)
- Machine instructions cannot be modified (in general)



Copyright Teemu Kerola 2020

I/O Implementation with <u>Memory-Mapped I/O</u>: Reference Device Controller Registers with Ordinary Read/Write Memory Instructions

• I/O-operation is recognized from memory address that was used (and not from opcode)

muistiinkuvattu I/O

- Device driver reads/writes device registers (data, status, control) on device controller with ordinary memory read/write operations
 - No need for separate I/O instructions

load R1, =1 ; read store R1, @ptrCtr

- Device registers in device controller are similar memory as "normal" main memory
- 1st bits in memory address determine, whether normal memory or device registers in some device controller is referenced
 - Part (half?) of memory space is reserved to I/O devices

ptrCtr DC 0x80000001 ; control register <u>address</u> ptrStat DC 0x80000002 ; status register address ptrData DC 0x80000003 ; data register address



4/8/2020

14



Example: Printer Device Driver for ttk-91

- You can print integer numbers one at a time
- Memory mapped I/O, direct I/O
- Device port
 - Control register memory location 1048576 = 0x80000
 - State register memory location 1048577 = 0x80001
 - Data register memory location 1048578 = 0x80002
- Device driver Print operates in privileged mode
 - Can reference registers in device port
- Call:

I:PUSH SP, =0; space for return valuePUSH SP, X; parameter to printSVC SP, =Print ; returns Success/FailurePOP SP, R1JNZER R1, TakeCareOfTrouble

ptrCtrDC1048576 ; control register addressptrStatDC1048577 ; status register addressptrDataDC1048578 ; data register address			Device Driver Print Implementation (12) Solution with no timeout
retVal EQU -3	Print	PUSHR SP	;save regs
parData EQU -2	LOAD R1, p		arData(FP)
		STORE R1, @ptrData ; data to print	
Assume: SVC & IR	ET	LOAD R1,=	=0
implem "same way"		STORE R1, @ptrStat ; init (clear) state register	
on CALL and EVIT		LOAD $R1, =1$	
as CALL and LATT		STORE R1, @ptrCtr ; give command to print	
ptrCt1 -	Wait	LOAD R1, @ JNZER R1, D	PtrStat ; check state register
∎ptrStat → 1		JUMP Wait	; wait until I/O done
ptrData 200	Done	LOAD R1, =	0; return "Success"
		$\frac{\text{STOKE KI, fo}}{\text{POPR SP}}$	· recover reas
See: driver.k91		$\frac{101 \text{ K} - 51}{1 \text{ RET} - 51}$, iccover regs
http://www.cs.helsinki.fi/group/nodes/kurssit/tito/esimerkit/driver.k91			

-- End--

- Ferrite ring (core) technology
 - 1952, Jay Forrester & Bob Everett, MIT (Whirlwind)
 - Data sustained without power
 - Not disturbed by radiation (space and military technology)
 - 1955, conquers main memory markets from Williams Tube
 - Used still in 1970's
 - Now only the name ("core") remains and is still in use







Copyright Teemu Kerola 2020