Re: Info: NAPI performance at "low" loads

David S. Miller (davem@redhat.com)
Wed, 18 Sep 2002 13:23:34 -0700 (PDT)


From: ebiederm@xmission.com (Eric W. Biederman)
Date: 18 Sep 2002 11:27:34 -0600

"David S. Miller" <davem@redhat.com> writes:

> {in,out}{b,w,l}() operations have a fixed timing, therefore his
> results doesn't sound that far off.
????

I don't see why they should be. If it is a pci device the cost should
the same as a pci memory I/O. The bus packets are the same. So things like
increasing the pci bus speed should make it take less time.

The x86 processor has a well defined timing for executing inb
etc. instructions, the timing is fixed and is independant of the
speed of the PCI bus the device is on.
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/