Re: Intel P6 vs P7 system call performance

H. Peter Anvin (hpa@transmeta.com)
Thu, 19 Dec 2002 14:36:43 -0800


Pavel Machek wrote:
> Hi!
>
>
>>>User on cpu1 reads time, communicates it to cpu2, but cpu2 is drifted
>>>-50ns, so it reads time "before" time reported cpu1. And gets confused.
>>>
>>
>>How can you get that communication to happen in < 50 ns?
>
>
> I'm not sure I can do that, but I'm not sure I can't either. CPUs
> snoop each other's cache, and that's supposed to be fast...
>

Even over a 400 MHz FSB you have 2.5 ns cycles. I doubt you can
transfer a cache line in 20 FSB cycles.

-hpa

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/