HT-capable P4s decide at RESET (or INIT?) time whether to enable
the second thread or not by sampling one of the data or address pins.
The chipset is supposed to drive that pin low or high according to
how HT has been set up in the BIOS. This is mentioned in the
3.06 GHz P4 data sheet.
/Mikael
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/