Linux-kernel mailing list archive 1999-34,: Re: AMD optimizations?

# Re: AMD optimizations?

Jeff Garzik (jgarzik@pobox.com)
Fri, 27 Aug 1999 04:59:29 -0400

- Messages sorted by: [ date ][ thread ][ subject ][ author ]
- Next message: Benjamin Herrenschmidt: "Re: Cache incoherencies"
- Previous message: Steve Kemp: "Re: IDE help welcome :) (new info)"
- Maybe in reply to: Jeff Garzik: "AMD optimizations?"

"Gregory P. Smith" wrote:
> Not to mention that it requires saving the floating point register's to
> use MMX doesn't it?

The K6 at least assists in this by raising an interrupt if a process
accesses special registers one or more task switches. Special registers
being MMX, FPU, and possibly 3Dnow registers.

It also sports SYSCALL and SYSRET instructions; I wonder if they would
provide any speed gain if used with Linux or compatibility syscalls.

Jeff

    --
    "Nuclear war can ruin your whole compile."
                    -- Karl Lehenbauer

    -
    To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
    the body of a message to majordomo@vger.rutgers.edu
    Please read the FAQ at http://www.tux.org/lkml/

- Next message: Benjamin Herrenschmidt: "Re: Cache incoherencies"
- Previous message: Steve Kemp: "Re: IDE help welcome :) (new info)"
- Maybe in reply to: Jeff Garzik: "AMD optimizations?"