Linux-kernel mailing list archive 2000-23,: Re: [PATCH][CFT] dcache-ac6-D - dcache threading

# Re: [PATCH][CFT] dcache-ac6-D - dcache threading

Alan Cox (alan@lxorguk.ukuu.org.uk)
Mon, 5 Jun 2000 12:52:02 +0100 (BST)

- Messages sorted by: [ date ][ thread ][ subject ][ author ]
- Next message: Alan Cox: "Re: [PATCH] ac7 Athlon-SMP"
- Previous message: Andrey Savochkin: "Re: dcache-ac6-D - dcache threading"
- Next in thread: Andi Kleen: "Re: [PATCH][CFT] dcache-ac6-D - dcache threading"
- Reply: Andi Kleen: "Re: [PATCH][CFT] dcache-ac6-D - dcache threading"

> For CONFIG_I386 CONFIG_X86_L1_CACHE_BYTES is 16, which would give lots
> of false sharing on pentium.
>
> Kumon, could you check that that is not the case ?
>
> At least for Williamette with bigger cache lines it prevents us from having
> a single SMP kernel (or otherwise it requires wasting a lot of memory)
>
> Seems the times for single binary SMP kernel are over with 2.4.

Depends on your performance needs. We can probably build a single SMP kernel
with a bit of extra padding that works ok on all.

The K7 already has 64byte cache lines so we know BYTES is 64 works 8)

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at http://www.tux.org/lkml/

- Next message: Alan Cox: "Re: [PATCH] ac7 Athlon-SMP"
- Previous message: Andrey Savochkin: "Re: dcache-ac6-D - dcache threading"
- Next in thread: Andi Kleen: "Re: [PATCH][CFT] dcache-ac6-D - dcache threading"
- Reply: Andi Kleen: "Re: [PATCH][CFT] dcache-ac6-D - dcache threading"