CPU Structure and Function Ch 11



General Organisation Registers Instruction Cycle Pipelining Branch Prediction Interrupts

15.11.1999

Copyright Teemu Kerola 1999

General CPU Organization (4)

- ALU
 - does all <u>real</u> work
- Registers
 - data stored here
- Internal CPU Bus
- Control

More in Chapters 14-15

- determines who does what when
- driven by clock
- uses control signals (wires) to control what every circuit is doing at any given clock cycle







User Visible Registers

- Varies from one architecture to another
- General purpose
 - Data, address, index, PC, condition,
- Data
 - Int, FP, Double, Index
- Address
- Segment and stack pointers
 - only privileged instruction can write?
- Condition codes
 - result of some previous ALU operation

Control and Status Registers (5) • PC

- next instruction (not current!)
- part of process state
- IR, Instruction (Decoding) Register
 - current instruction
- MAR, Memory Address Register
 - current memory address
- MBR, Memory Buffer Register
 - current data to/from memory
- PSW, Program Status Word
 - what is allowed? What is going on?
 - part of process state

15.11.1999

Copyright Teemu Kerola 1999



PSW - Program Status Word (8)

- Sign, zero?
- Carry (for multiword ALU ops)?
- Overflow?
- Interrupts that are enabled/disabled?
- Pending interrupts?
- Cpu execution mode (supervisor, user)?
- Stack pointer, page table pointer?
- I/O registers?

Instruction Cycle

Figs 11.5-6

Figs 11.7-9

- Basic cycle with interrupt handling Fig. 11.4
- Indirect cycle
- Data Flow
 - CPU, Bus, Memory
- Data Path
 - inside CPU



Pipeline Example

(liukuhihna)

- Laundry Example (David A. Patterson)
- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, and fold
- Washer takes 30 minutes
- Dryer takes 40 minutes
- "Folder" takes 20 minutes





(A) (B) (C) (D)





Pipelining Lessons (4)

- Pipelining doesn't help <u>latency</u> of single task, it helps <u>throughput</u> of entire workload
- Pipeline rate limited by <u>slowest</u> pipeline stage
- <u>Multiple</u> tasks operating simultaneously
- <u>Potential speedup</u>
 = Number pipe stages





Pipelining Lessons (3)

- <u>Unbalanced lengths</u> of pipe stages reduces speedup
- May need more resources
 - Enough electrical current to run both washer and dryer simultaneously?
 - Need to have at least
 2 people present all
 the time?
- Time to "fill" pipeline and time to "drain" it reduces speedup



2-stage Instruction Execution Pipeline Fig. 11.10

- Good: instruction pre-fetch at the same time as execution of previous instruction
- Bad: execution time is longer, I.e., fetch stage is sometimes idle
- Bad: Sometimes (jump, branch) wrong instruction is fetched
 - every 6th instruction?
- Not enough parallelism \Rightarrow more stages?

Another Possible Instruction Execution Pipeline

- FE <u>Fe</u>tch instruction
- DI <u>D</u>ecode <u>instruction</u>
- CO <u>Calculate operand effective addresses</u>
- FO <u>Fetch operands from memory</u>
- EI <u>Execute</u> Instruction
- WO <u>Write operand</u> (result) to memory



Pipeline Execution Time (3)

- <u>Time</u> to execute <u>one instruction</u> (latency, seconds) may be <u>longer</u> than for non-pipelined machine
 - extra latches to store intermediate results
- Time to execute 1000 instructions (seconds) is shorter than that for non-pipelined machine, I.e.,

<u>Throughput</u> (instructions per second) for pipelined machine is <u>better</u> (bigger) than that for nonpipelined machine

• Is this good or bad? Why?

Pipeline Speedup Problems

- Some stages are shorter than the others
- Dependencies between instructions
 - Control dependency
 - E.g., conditional branch decision know only after EI stage

Pipeline Speedup Problems

Fig. 11.12

- Dependencies between instructions
 - data dependency
 - E.g., one instruction depends on <u>some earlier</u> instruction
 - structural dependency
 - E.g., many instructions need the same resource <u>at the same time</u>
 - e.g., memory bus

Copyright Teemu Kerola 1999

FO

Known

after EI

stage

MUL **R1**, R2, R3

Needed

STORE R1, VarX

ADD

MUL

in CO stage

R2,R3,VarY

R3,R4,R5

LOAD R6, $\hat{A}rrB(\mathbf{R1})$







Branch Problem Solutions

• Delayed Branch

- compiler places some useful instructions
 (1 or more!) after branch (or jump) instructions
- these instructions are almost completely executed when branch decision is known
- less actual work lost



- can be difficult to do
- conditional branches tricky, must be able to stop changes (by instruction in delay slot) in case there is no branch

Branch Problem Solutions (contd)

- Multiple instruction streams
 - execute speculatively in both directions
 - Problem: we do not know the branch target address early!
 - if one direction splits, continue each way
 - lots of hardware
 - speculative results, control
 - speculative instructions may delay real work
 - bus & register contention?
 - need to be able to <u>cancel</u> not-taken instruction streams in pipeline

Branch Problem Solutions (contd)

• Prefetch Branch Target

IBM 360/91 (1967)

- prefetch just branch target instruction
- do not execute it, I.e., do only FI stage
- if branch take, no need to wait for memory
- Loop Buffer
 - keep n most recently fetched instructions in high speed buffer inside CPU
 - works for small loops (at most n instructions)

Branch Problem Solutions (contd)

- Branch Prediction
 - guess (intelligently) which way branch will go
 - fixed prediction: take it, do not take it
 - based on opcode
 - E.g., BLE instruction *usually* at the end of loop?
 - taken/not taken prediction
 - based on previous time this instruction was executed
 - need space (1 bit) in CPU for each (?) branch
 - end of loop always wrong twice!
 - Extension based on two previous times
 - need more space (2 bits)

Copyright Teemu Kerola 1999

Branch Address Prediction

- It is not enough to know whether <u>branch</u> is <u>taken or not</u>
- Must know also <u>branch address</u> to fetch target instruction
- Branch History Table
 - state information to guess whether branch will be taken or not
 - previous branch target address
 - stored in CPU for each (?) branch

Branch History Table

• Cached

PowerPC 620

- entries only for most recent branches
 - Branch instruction address, or tag bits for it
 - Branch taken prediction bits (2?)
 - Target address (from previous time) or complete target instruction?
- Why cached
 - expensive hardware, not enough space for all possible branches
 - at lookup time check first whether entry for correct branch instruction





CPU Example: PowerPC

Interrupts

- cause

- system condition or event
- instruction



CPU Example: PowerPC

• Machine State Register, 64 bits Table 11.6

- bit 48: external (I/O) interrupts enabled?
- bit 49: privileged state or not
- bits 52&55: which FP interrupts enabled?
- bit 59: data address translation on/off
- bit 63: big/little endian mode
- Save/Restore Regs SRR0 and SRR1
 - temporary data needed for interrupt handling

Power PC Interrupt Invocation

• Save return PC to SRR0

Table 11.6

- current or next instruction at the time of interrupt
- Copy relevant areas of MSR to SRR1
- Copy additional interrupt info to SRR1
- Copy fixed new value into MSR
 - different for each interrupt
 - address translation off, disable interrupts
- Copy interrupt handler entry point to PC
 - two possible handlers, selection based on bit 57 of original MSR

Power PC Interrupt Return

Table 11.6

- Return From Interrupt (rfi) instruction
 privileged
- Rebuild original MSR from SRR1
 - Copy return address from SRR0 to PC

