


## RISC & CISC United? (4)

- Pentium II, CISC architecture
- Each complex CISC instruction translated during execution (in CPU) into multiple fixed length simple micro-operations
- Lower level implementation is RISC, working with RISC micro-ops
- Could CPU area/time be better spent without this translation?
  - Who wants to try? Transmeta Corporation?

34

- Why? Why not?

```
Copyright Teemu Kerola 1999
```



18.11.1999