Hardwired Control Unit Ch 14

Micro-operations Controlling Execution Hardwired Control

26.11.1999

Copyright Teemu Kerola 1999

What is Control (2)

- So far, we have shown what <u>happens</u> inside
 - execution of instructions
 - opcodes, addressing modes, registers
 - I/O & memory interface, interrupts
- Now, we show how CPU controls these things that happen
 - how to control what gate or circuit should do at any given time
 - · control wires transmit control signals
 - · control unit decides values for those signals

Copyright Teemu Kerola 1999

Micro-operations (2)

(mikro-operaatio)

- · Basic operations on which more complex instructions are built Fig. 14.1
 - each execution phase (e.g., fetch) consists of one or more sequential micro-ops
 - each micro-op executed in one clock cycle in some subsection of the processor circuitry
 - each micro-op specifies what happens in some area of cpu circuitry
 - cycle time determined by the longest micro-op!
- Micro-ops for (different) instructions can be executed simultaneously
 - non-conflicting, independent areas of circuitry

26.11.1999

Copyright Teemu Kerola 1999

Instruction Fetch Cycle (2)

- · 4 registers involved
 - MAR, MBR, PC, IR
- · What happens?

Address of next instruction is in PC Address (MAR) is placed on address bus READ command given to memory Result (from memory) appears on data bus Data from data bus copied into MBR

PC incremented by 1 New instruction moved from MBR to IR MBR available for new work

Copyright Teemu Kerola 1999

micro-ops?

 $MAR \leftarrow (PC)$ READ

Fig. 11.7

 $MBR \leftarrow (mem)$ $PC \leftarrow (PC) + 1$ $IR \leftarrow (MBR)$

Instruction Fetch Micro-ops (3)

- 4 micro-ops
 - can not change order
 - s2 must be done after s1 s4: IR ← (MBR)
- s1: MAR \leftarrow (PC), READ s2: MBR \leftarrow (mem) s3: PC \leftarrow (PC) +1

 $PC \leftarrow (PC) + 1$

 $IR \leftarrow (MBR)$

- s3 can be done simultanously with s2
- s4 can be done with s3, but must $MAR \leftarrow (PC), READ$ be done after s2 $MBR \leftarrow (mem)$

Assume: mem read in one cycle

⇒ Need 3 ticks:

26.11.1999 Copyright Teemu Kerola 1999 Micro-op Grouping

- · Must have proper sequence
- $MAR \leftarrow (PC)$ t2: $MBR \leftarrow (mem)$
- · No conflicts
 - no write to/read from with same register (set?) at the same time
- t2: $MBR \leftarrow (mem)$ t3: $\mathsf{IR} \leftarrow (\mathsf{MBR})$
- each circuitry can be used by only one micro-op at a time
- $PC \leftarrow (PC) + 1$ t3: $R1 \leftarrow (R1) + (MBR)$

• ALU


Copyright Teemu Kerola 1999

26.11.1999


Micro-op Types (4)


- Transfer data from one reg to another
- · Transfer data from reg to external area
 - memory
 - I/O
- Transfer data from external to register
- ALU or logical operation between registers


26.11.1999 Copyright Teemu Kerola 1999



Interrupt Cycle • After execution cycle test for interrupts • If interrupt bits on, then - save PC to memory $MBR \leftarrow (PC)$ - jump to interrupt t2: $MAR \leftarrow save-address$ handler $PC \leftarrow routine-address$ - or, find out first $mem \leftarrow (MBR)$ correct handler for · implicit - just wait? this type of interrupt and then jump to that (need more micro-ops) - context saved by interrupt handler Copyright Teemu Kerola 1999 26.11.1999







Control State Machine (2)

- Each state defines current control signal values Control sequencing
 - determines what happens in next clock cycle
- Current state and current register/flag values determine next state

Control execution

26.11.1999

Copyright Teemu Kerola 1999

Control Signal Types (3)

- Control data flow from one register to another
- · Control signals to ALU
 - ALU does also all logical ops
- Control signals to memory or I/O devices
 - via control bus

.1999 Copyright Teemu Kerola 1999

Control Signal Example (2)

· Accumulator architecture

Fig. 14.5

 Control signals for given micro-ops cause micro-ops to be executed

Table 14.1

- setting C₂ makes value stored in PC to be copied to MAR in next clock cycle
 - C₂ controls Input Data Strobe for MAR (see Fig. A.30 for register circuit)
- setting C_R & C_5 makes memory perform a READ and value in data bus copied to MBR in next clock cycle

26.11.1999

Copyright Teemu Kerola 1999

Example: Intel 8085 (5)

- Introduced 1976
- 3, 5, or 6 MHz, no cache
- 8 bit data bus, 16 bit address bus multiplexed
- One 8-bit accumulator

LDA MyNumber

opcode address 0x3A 0x10A5

3 bytes

OUT #2

0x2B 0x02 opcode port

2 bytes

26.11.1999

Copyright Teemu Kerola 1999

Example: i8085 (6)

- - may not be good approach for superscalar pipelined processor bus should not be bottleneck
- External signals


Table 14.2


- Each instruction is 1-5 <u>machine cycles</u>
 - one external bus access per machine cycle
- Each machine cycle is 3-5 states
- Each state is one clock cycle
- Example: OUT instruction


26.11.1999 Copyright Teemu Kerola 1999

Fig. 14.9

17







Logic Equations Next state from current state Alternatively, prior state & condition - State 0 -> State1 S4, S5, S7, S8, S9, S11 -> State0 - State 1 -> S2, S6, S8, S10 -> State1 - State 2 -> - State 3 -> -> State 3 - State 4 ->State 0 -> State 4 $- \, State \, \mathbf{5} \, - \! > \underline{State} \, \mathbf{0}$ State2 & op = SW -> State 5 - State 6 -> <u>State 7</u> -> State 6 - State 7 -> State 0 -> State 7 State 6 $- \, State \, 8 -> \underline{State \, 0}$ -> State 8 - State 9-> State 0 State2 & op = JMP -> State 9 - State 10 -> State 11 -> State 10 - State 11 -> State 0 State 10 -> State 11 26.11.1999

