

Hardwired Control Unit Ch 14



Micro-operations
Controlling Execution
Hardwired Control



- So far, we have shown what <u>happens</u> inside CPU
 - execution of instructions
 - opcodes, addressing modes, registers
 - I/O & memory interface, interrupts
- Now, we show how CPU <u>controls</u> these things that happen
 - how to control what gate or circuit should do at any given time
 - control wires transmit control signals
 - control unit decides values for those signals



Micro-operations (2)

(mikro-operaatio)

- Basic operations on which more complex instructions are built
 Fig. 14.1
 - each execution phase (e.g., fetch) consists of one or more sequential micro-ops
 - each micro-op executed in one clock cycle in some subsection of the processor circuitry
 - each micro-op specifies what happens in some area of cpu circuitry
 - cycle time determined by the longest micro-op!
- Micro-ops for (different) instructions can be executed simultaneously
 - non-conflicting, independent areas of circuitry



- 4 registers involved
 - MAR, MBR, PC, IR
- What happens?

Address of next instruction is in PC
Address (MAR) is placed on address bus
READ command given to memory
Result (from memory) appears on data bus
Data from data bus copied into MBR
PC incremented by 1
New instruction moved from MBR to IR
MBR available for new work

Fig. 11.7

micro-ops?

 $MAR \leftarrow (PC)$ READ

 $MBR \leftarrow (mem)$ $PC \leftarrow (PC) + 1$ $IR \leftarrow (MBR)$



- 4 micro-ops
 - can not change order
 - s2 must be done after s1

- s1: MAR \leftarrow (PC), READ
- s2: MBR \leftarrow (mem)
- s3: PC \leftarrow (PC) +1
- s4: IR \leftarrow (MBR)
- s3 can be done simultanously with s2
- s4 can be donewith s3, but mustbe done after s2
- \Rightarrow Need 3 ticks:

- t1: MAR \leftarrow (PC), READ
- t2: $MBR \leftarrow (mem)$
 - $PC \leftarrow (PC) + 1$
- t3: $IR \leftarrow (MBR)$

Assume: mem read in one cycle

implicit



Must have proper sequence

t1: $MAR \leftarrow (PC)$

t2: $MBR \leftarrow (mem)$

- No conflicts
 - no write to/read fromwith same register(set?) at the same time

t2: $MBR \leftarrow (mem)$

t3: $IR \leftarrow (MBR)$

each circuitry can be used by only one micro-op at a time

t2: $PC \leftarrow (PC) + 1$

t3: $R1 \leftarrow (R1) + (MBR)$


• ALU



- Transfer data from one reg to another
- Transfer data from reg to external area
 - memory
 - -I/O
- Transfer data from external to register
- ALU or logical operation between registers

Indirect Cycle

• Instruction contains indirect address of an operand, instead of direct operand address



 $IR_{address} \leftarrow (MBR_{address})$

by direct address)



- After execution cycle test for interrupts
- If interrupt bits on, then
 - save PC to memory
 - jump to interrupt handler
 - or, find out first correct handler for this type of interrupt and then jump to that (need more micro-ops)
 - context saved by interrupt handler

```
t1:
         MBR \leftarrow (PC)
```

 $MAR \leftarrow save-address$

 $PC \leftarrow routine-address$

t3: $mem \leftarrow (MBR)$

implicit - just wait?

Execute Cycle (4)

• Different for each op-code

ADD R1, X

t1: $MAR \leftarrow (IR_{address})$

t2: $MBR \leftarrow (memory)$

t3: $R1 \leftarrow (R1) + (MBR)$

ADD R1, R2, R3

t1: $R1 \leftarrow (R2) + (R3)$

JMP LOOP

t1: $PC \leftarrow (IR_{address})$

Was this updated in indirect cycle?

BZER R1, LOOP

t1: if ((R1)=0) then

 $PC \leftarrow \overline{(IR_{address})}$

Can this be done in one cycle?

Execute Cycle (contd) (1)

BSA MySub

MySub: DC
LOAD ...

RET MySub

t1: $\overline{MAR} \leftarrow (\overline{IR}_{address})$ $\overline{MBR} \leftarrow (PC)$

t2: $PC \leftarrow (IR_{address})$ memory $\leftarrow (MBR)$

t3: $PC \leftarrow (PC) + 1$

Return address stored here

1st instruction in MySub+1



- Decomposed to micro-ops
- State machine for processor
 - state: execution phase

Fig. 14.3

- sub-state: current group of micro-ops
- In each sub-state the control signals have specific values dependent
 - on that sub-state

Fig. 14.4

- on IR register fields and flags
 - including control signals from the bus
 - including values (flags) produced by previous substate



- Each state defines current control signal values

 Control sequencing
 - determines what happens in next clock cycle
- Current state and current register/flag values determine next state

Control execution



- Control data flow from one register to another
- Control signals to ALU
 - ALU does also all logical ops
- Control signals to memory or I/O devices
 - via control bus



Accumulator architecture

Fig. 14.5

- Control signals for given micro-ops cause micro-ops to be executed Table 14.1
 - setting C₂ makes value stored in PC to be copied to MAR in next clock cycle
 - C₂ controls Input Data Strobe for MAR (see Fig. A.30 for register circuit)
 - setting C_R & C₅ makes memory perform
 a READ and value in data bus copied to
 MBR in next clock cycle



- Introduced 1976
- 3, 5, or 6 MHz, no cache
- 8 bit data bus, 16 bit address bus
 - multiplexed
- One 8-bit accumulator

LDA MyNumber

opcode address0x3A0x10A5

3 bytes

OUT #2

0x2B 0x02 opcode port

2 bytes



- Instead of complex data path all data transfers within CPU go via internal bus
 - may not be good approach for superscalar pipelined processor - bus should not be bottleneck
- External signals

Table 14.2

- Each instruction is 1-5 machine cycles
 - one external bus access per machine cycle
- Each machine cycle is 3-5 states
- Each state is one clock cycle
- Example: OUT instruction

Fig. 14.9


Hardwired Control Logic Implementation (3)

Initial representation:


Sequencing control:

Logic representation:

Implementation:




Finite State Diagram



26.11.1999

Explicit Next State Function



26.11.1999



Next state from current state

- State 0 -> <u>State 1</u>
- State 1 -> S2, S6, S8, S10
- State 2 ->____
- State 3 ->____
- State 4 -> <u>State 0</u>
- − State 5 -> <u>State 0</u>
- State 6 -> <u>State 7</u>
- State 7 -> <u>State 0</u>
- State $\overline{8}$ -> State $\overline{0}$
- State 9-> <u>State 0</u>
- State 10 -> <u>State 11</u>
- State 11 -> <u>State 0</u>

Alternatively, prior state & condition	
<u>S4, S5, S7, S8, S9, S11</u> -> State0	
	-> State1
	-> State 2
	-> State 3
	-> State 4
State2 & op = SW	-> State 5
	-> State 6
State 6	-> State 7
	-> State 8
State2 & op = JMP	-> State 9
	-> State 10

State 10

-> State 11


26.11.1999



- Circuitry becomes very big and complex very soon
 - may be unnecessarily slow
 - simpler is smaller, and thus faster
- Many lines (states) exactly or almost similar
- Have methods to find similar lines and combine them
 - not simple
 - save space, may lose in speed

-- End of Chapter 14: Hardwired Control --

HP 9100 Calculator (1968), 20 kg, \$5000, 16 regs (data or 14 instructions/reg), 32Kb ROM, 2208 bit RAM magnetic core memory



Hardwired Control Logic board http://www.hpmuseum.org/9100cl.jpg