
Micro-programmed Control Ch 15



Micro-instructions Micro-programmed Control Unit Sequencing Execution Characteristics


26.11.1999

Hardwired Control (4)

- Complex
- Fast
- Difficult to design
- Difficult to modify
 - Lots of optimization done at implementation phase

Micro-programmed Control (3)

- Implement "execution engine" inside CPU
 - execute one micro-instruction at a time
- What to do now?
 - micro-instruction
 - control signals
 - stored in micro-instruction control memory
 - micro-program, firmware
- What to do next?
 - micro-instruction program counter
 - default (?): next micro-instruction
 - jumps or branches?



Machine Instructions vs. Micro-instructions (2)


- Machine instruction fetch-execute cycle produces machine instructions to be executed at CPU
- Micro-instruction fetch-execute cycle produces control signals for data path

Micro-program (4)

• Stored in control memory




- ROM, PROM, EPROM
- One "subroutine" for each machine instruction
 - one or more micro-instructions
- Defines architecture
 - − change instruction set?
 ⇒ reload control memory



Microcode (3)

• Horizontal micro-code

- Fig. 15.1
- control signals directly in micro-code
- all control signals always there
- lots of signals \Rightarrow many bits in micro-instruction
- Vertical micro-code
 - each action encoded densely
 - actions need to be decoded to signals at execution time
 - takes less space but may be slower
- Each micro-instruction is <u>also</u> a conditional branch?



Micro-programmed Control Unit (4)

- Control Address Register
 - "micro-program PC"
- Control Memory
- Control Buffer Register
 - current micro-instruction
 - control signals
 - next address control
- Sequencing logic
 - select next value for Control Address Reg





Micro-programming (3)

- Simple design
- Flexible
 - -adapt to changes in organization, timing, technology
 - -make changes late in design cycle, or even in the field
- Very powerful instruction sets

 use bigger control memory if needed
 easy to have complex instruction sets

Micro-programming (2)

- Generality
 - multiple instruction sets on same machine
 - tailor instruction set to application?
- Compatibility
 - easy to be backward compatible in one family
 - many organizations, same instruction set

Micro-programming (2)

- Costly to implement
 - need tools:
 - micro-program development environment
 - micro-program compiler

• Slow

– micro-instruction interpreted at execution time

RISC vs. Micro-programming (7)

- Simple instructions can execute at very high clock rate
- Compilers can produce micro-instructions
 - machine dependent optimization
- Use only simple instructions and addressing mode
- Keep "micro-code" in RAM instead of ROM
- Fast access to "micro-code" in RAM via caching
- Skip instruction interpretation of a micro-program and simply compile directly into lowest language of machine?
- \Rightarrow Compile to "micro-code" and use hardwired control for RISC


Micro-program Sequencing (3)


• Two address format

- Fig. 15.6
- default next micro-instruction address
 - waste of space most of the time?
- conditional branch address
- One address format



- (Conditional) branch address
- Variable format
 - only branch micro-instructions have addresses
 waste of time many times?






Micro-instruction Encoding

- Usually a compromise between pure horizontal and vertical formats
 - optimize on space with encoding multiple signals into a set of fields
 Fig. 15.11
 - each field defines control signals for certain separate actions
 - mutually exclusive actions are encoded into the same field
 - make design simpler by not using maximum encoding


Micro-instruction Encoding (2)

- Functional encoding
 - each field controls some function
 - load accumulator
 - load ALU operands
 - compute next PC
- Resource encoding
 - each field controls some resource
 - ALU
 - memory





SLI-11 Single Board Processor



26.11.1999

LSI-11 (PDP-11) (4)

- Three-chip single board processor
 - data
 - 26 8-bit regs
 - 8 16-bit general purpose regs,
 - PWS, MAR, MBR, ...
 - 8-bit ALU
 - (at least) 2 passes needed for 16-bit reg ops
 - control


Fig. 15.14


- control store
 - 22 bit wide control mem for micro-instructions
- connected by micro-instruction bus Fig. 15.13

LSI-11 Micro-instruction Set (2)

- Implements PDP-11 instruction set architecture for LSI-11 hardware
- 22 bit wide, extremely vertical set
 - 4 bits for special functions
 - 1 bit for testing interrupts
 - 1 bit for "micro-subroutine return"
 - 16 bits for variable format micro-ops Fig. 15.15
 - jump, cond. branch, literal ops, reg ops
 - ALU, logical, general, I/O ops

Table 15.5





Summary

- How does clock signal execute instructions?
- Low level stuff
 - gates, basic circuits, registers, memory
- Cache
- Virtual memory & TLB
- ALU, int & FP arithmetic's
- Instruction sets
- CPU structure & pipelining
- Branch prediction, limitations, hazards, issue
- RISC & superscalar processor
- Hardwired & micro-controlled control

