Instruction Sets Ch 9-10

Characteristics

Operands

Operations

Addressing

Instruction Formats

15.11.1999

Copyright Teemu Kerola 1999

Instruction Set

(käskykanta)

- Collection of instructions that CPU understands
- · Only interface to CPU from outside
- CPU executes a program ⇔ CPU executes given instructions "one at a time"
 - fetch-execute cycle

Fig. 9.1

5 11 1999

Copyright Teemu Kerola 1999

0x2465A080

Opcode, operands

Symbolic opcode

LOAD R1,=0x6678

Virtual or

physical

address?

Machine Instruction

Opcode

Fig. 9.1

- What should I do? Math? Move? Jump?
- Source operand references
 - Where is the data to work on? Reg? Memory?
- Result operand reference
 - Where should I put the result? Reg? Memory?
- Next instruction reference
- Where is the next instruction? Default? Jump?

15.11.1999

Copyright Teemu Kerola 1999

Instruction Representation

- Bit presentation:
 - binary program
- Assembly language
 - symbolic program

• Symbolic assembly language

Fig. 9.11 LOAD R1,TotalSum Symbolic value?

15.11.1999 Copyright Teemu Kerola 1999

Instruction Set Design (5)

• Operation types

(operaatiotyyppi)

- How many? What type? Simple? Complex?
- Data types

(tietotyyppi)

- Just a few? Many?Instruction format
- (käskyn muoto)
- fixed length? Varying length? Nr of operands?
- · Number of addressable registers
 - too many ⇒ long instructions
- Addressing

(tiedon osoitus)

- What modes to use to address data and when?

Copyright Teemu Kerola 1999

5

Good Instruction Set (2)

- · Good target to compiler
 - Easy to compile?
 - Easy to compile code that runs fast?
 - Possible to compile code that runs fast?
- Allows fast execution of programs
 - How many meaningless instructions per second?
 - How fast does my program run?
 - Solve linear system of 1000 variables?
 - Set of data base queries?

15.11.1999

Copyright Teemu Kerola 1999

Good Instruction Set (contd) (5)

- Beautiful & Aesthetic
 - Orthogonal

(ortogonaalinen)

- Simple, no special registers, no special cases, any data type or addressing mode can be used with any instruction
- Complete

(täydellinen)

- Lots of operations, good for all applications
- Regular

(säännöllinen)

- · Specific instruction field has always same meaning
- Streamlined

(virtaviivainen)

· Easy to define what resources are used

15.11.1999

Copyright Teemu Kerola 1999

Good Instruction Set (contd) (2)

- · Easy to implement
 - 18 months vs. 36 months?
 - Who will be 1st in market? Who will get development monies back and who will not?
- Scalability

(skaalautuva)

- Speed up clock speed 10X, does it work?
- Double address length, does design extend?
 - E.g., 32 bits \Rightarrow 64 bits \Rightarrow 128 bits?

Copyright Teemu Kerola 1999

Number of Operands?

- ADD A,B,C $Mem(A) \leftarrow mem(B) + mem(C)$
 - Normal case now

ADD R1,R2,R3 $r1 \leftarrow r2+r3$

• 2?

- 1 operand and result the same


 $ADD A acc \leftarrow acc+mem(A)$

- 1 operand and result in implicit accumulator

15.11.1999

 All operands and result in implicit stack

Copyright Teemu Kerola 1999



Instruction Set Architecture (ISA) **Basic Classes**

- Accumulator
- Stack
- · General Purpose Register
 - only one type of registers, good for all
 - 2 or 3 operands
- · Load/Store

- only load/store instructions access memory

3 operand ALU instructions

LOAD R3, C LOAD R2,B ADD R1,R2,R3 STORE R1,A

Copyright Teemu Kerola 1999

15.11.1999

Big vs. Little Endian

- Address of multi-byte data items is the same in both representations
- · Only internal byte order varies
- · Must decide one way or the other
 - Math circuits must know which presentation used
 - Must consider when moving data via network
- Power-PC: bi-endian both modes at use
 - can change it per process basis
 - kernel mode selected separately


15.11.1999 Copyright Teemu Kerola 1999


12


Big vs. Little Endian (3) · How are multi-byte values stored 0x1200: $0x1200 \ 0x1201 \ 0x1202 \ 0x1203$ Word address Store 0x11223344 ?? Byte addresses Big-Endian: most sign. byte has smallest address 0x11 0x33 0x44 0x1200 0x1201 0x1202 0x1203 Little-Endian: least sign. 0x22 0x11 byte has smallest address 15.11.1999 Copyright Teemu Kerola 1999

15.11.1999


Data (Operands, Result) Location Register - close, fast register stack f4, f15 - limited number of them - need to load/store values from/to memory sometimes (often) • Big problem! 50% of compiler time to decide · register allocation problem memory stack Memory 0x345670 (hw regs have - far away mem addresses) - only possibility for large data sets · vectors, arrays, sets, tables, objects, ...







Pentium II Data Types General data types - 8-bit byte - 16-bit word - 32-bit doubleword - 64-bit quadword Not aligned Big Endian Specific data types Numerical data types Figure 9.4



Data References


- Where is data?
 - in memory
 - in registers
 - in instruction itself
- · How to refer to data?
 - various addressing modes
 - multi-phase data access
 - how is data location determined (addressing mode)
 - compute data address (register? effective address?)
 - · access data

15.11.1999

Copyright Teemu Kerola 1999

15.11.1999 Copyright Teemu Kerola 1999 20

Addressing Modes (Ch 10) Table. 10.1 · Immediate Data in instruction Memory address of data in instruction • Direct Address of memory address of data • Indirect in instruction (pointer) Register Data in register (best case?) · Register Indirect Register has memory address (pointer) Addr = reg value + constant Displacement Data is stack pointed by some register • Stack Copyright Teemu Kerola 1999 15.11.1999



More Addressing Modes size of operand Autoincrement $EA = (R), R \leftarrow (R) + S$ - E.g., R pointer to an array Autodecrement $R \leftarrow (R) - S, EA = (R)$ - E.g., R pointer to an array · Autoincrement deferred $EA = Mem(R), R \leftarrow (R) + S$ - E.g., R pointer to an array of pointers Scaled $EA = A + (R_i) + (R_i) * S$ - E.g., item (R_i, R_i) in 2-dimensional array A[i,j] 15.11.1999 Copyright Teemu Kerola 1999

Pentium II Addressing Modes • Immediate - 1, 2, 4 bytes • Register operand - 1, 2, 4, 8 byte registers - not all registers with every instruction • Operands in Memory Fig. 10.2 - compute effective address and combine with segment register to get linear address (virtual address) Table 10.2

Instruction Format (4)

- How to represent instructions in memory?
- · How long instruction
 - Descriptive or dense? Code size?
- Fast to load?
 - In many parts?
 - One operand description at a time?
- Fast to parse?
 - All instruction same size & same format?
 - Very few formats?

15.11.1999

Copyright Teemu Kerola 1999

Instruction Format (contd) (3)

- How many addressing modes?
 - Fewer is better, but harder to compile to
- How many operands?
 - 3 gives you more flexibility, but takes more space
- How many registers?
 - $-16 \text{ regs} \rightarrow \text{need 4 bits to name it}$
 - $-256 \text{ regs} \rightarrow \text{need } 8 \text{ bits to name it}$
 - need at least 16-32 for easy register allocation

15.11.199

Copyright Teemu Kerola 1999

.. V----1- 1000

Instruction Format (contd) (3)

- How many register sets?
 - A way to use more registers without forcing long instructions for naming them
 - One register set for each subroutine call?
 - One for indexing, one for data?
- Address range, number of bits in displacement
 - more is better, but it takes space
- · Address granularity
 - byte is better, but word address is shorter

15.11.1999

Copyright Teemu Kerola 1999

Pentium II Instruction Set (5)

- CISC Complex Instruction Set Computer
- · At most one memory address
- · "Everything" is optional
- · "Nothing" is fixed
- · Difficult to parse
 - all latter fields and their interpretation depends on earlier fields

Fig. 10.8

15.11.199

Copyright Teemu Kerola 1999

Pentium II Instruction Prefix Bytes (4)

- Instruction prefix (optional)
- Fig. 10.8 (a)
- LOCK exclusive use of shared memoryREP repeat instruction for string characters
- Segment override (optional)
 - override default segment register
 - default is implicit, no need to store it every instruction
- Address size (optional)
 - use the other (16 or 32 bit) address size
- Operand size (optional)
 - use the other (16 or 32 bit) operand size

15.11.1999

Copyright Teemu Kerola 1999

29

Pentium II Instruction Fields (3)

- Opcode
 - specific bit for byte size data
- Fig. 10.8 (b)
- Mod r/m (optional)
 - data in reg (8) or in mem?
 - which addressing mode of 24?
 - can also specify opcode further for some opcodes
- SIB (optional)
 - extra field needed for some addressing modes
 - scale for scaled indexing
- index register
- base register

15.11.1999

Copyright Teemu Kerola 1999

30

Pentium II Instruction Fields (contd) (2)

Fig. 10.8 (b)

- Displacement (optional)
 - for certain addressing modes
 - 1, 2, or 4 bytes
- Immediate (optional)
 - for certain addressing modes
 - 1, 2, or 4 bytes

15.11.1999

Copyright Teemu Kerola 1999

PowerPC Instruction Format (7)

- RISC Reduced Instruction Set Computer
- Fixed length, just a few formats

Fig. 10.9

- Only load/store instructions access memory
- · Only 2 addressing modes for data
- 32 general purpose registers can be used everywhere
- · Fixed data size
 - no string ops
- · Simple branches
 - CR-field determines which register to compare
 - L-bit determines whether a subroutine call
 - A-bit determines if branch is absolute or PC-relative

Copyright Teemu Kerola 1999

