CPU Structure and Function Ch 11

General Organisation
Registers
Instruction Cycle
Pipelining
Branch Prediction
Interrupts

04/10/2000

Copyright Teemu Kerola 2000

General CPU Organization (4)

- ALU
 - does all <u>real</u> work
- Registers
 - data stored here
- Internal CPU Bus
- Control

More in Chapters 14-15

Fig. 11.1

- determines who does what when
- driven by clock
- uses control signals (wires) to control what every circuit is doing at any given clock cycle

04/10/2000

Copyright Teemu Kerola 2000

Register Organisation (2)

- Registers make up CPU work space
 - User visible registers

ADD R1,R2,R3

- accessible directly via instructions
- Control and status registers

BNeq Loop

- may be accessible indirectly via instructions
- may be accessible only internally

HW exception

- Internal latches for temporary storage during instruction execution
 - E.g., ALU operand either from constant in instruction or from machine register

04/10/2000

Copyright Teemu Kerola 2000

3

User Visible Registers

- Varies from one architecture to another
- General purpose
 - Data, address, index, PC, condition,
- Data
 - Int, FP, Double, Index
- Address
- Segment and stack pointers
 - only privileged instruction can write?
- Condition codes
 - result of some previous ALU operation

04/10/2000

Copyright Teemu Kerola 2000

Control and Status Registers (5)

- PC
 - next instruction (not current!)
 - part of process state
- IR, Instruction (Decoding) Register

Fig. 11.7

- current instruction
- MAR, Memory Address Register
 - current memory address
- MBR, Memory Buffer Register
 - current data to/from memory
- PSW, Program Status Word
 - what is allowed? What is going on?
 - part of process state

04/10/2000

Copyright Teemu Kerola 2000

5

PSW - Program Status Word (8)

- Sign, zero?
- Carry (for multiword ALU ops)?
- Overflow?
- Interrupts that are enabled/disabled?
- Pending interrupts?
- CPU execution mode (supervisor, user)?
- Stack pointer, page table pointer?
- I/O registers?

04/10/2000

Copyright Teemu Kerola 2000

Instruction Cycle

• Basic cycle with interrupt handling

Fig. 11.4

- Indirect cycle
- Figs 11.5-6
- Data Flow
 - CPU, Bus, Memory

Figs 11.7-9

- Data Path
 - inside CPU

Fig 14.5

04/10/2000


Copyright Teemu Kerola 2000

7

Pipeline Example

(liukuhihna)

- Laundry Example (David A. Patterson)
- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, and fold



• Washer takes 30 minutes



• Dryer takes 40 minutes





• "Folder" takes 20 minutes



04/10/2000

Copyright Teemu Kerola 2000






Pipelining Lessons (4)

- Pipelining doesn't help latency of single task, it helps throughput of entire workload
- Pipeline rate limited by slowest pipeline stage
- Multiple tasks operating simultaneously
- Potential speedup

= Number pipe stages



(nopeutus)


04/10/2000

Copyright Teemu Kerola 2000

11

Pipelining Lessons (3)

- <u>Unbalanced lengths</u> of pipe stages reduces speedup
- May need more resources
 - Enough electrical current to run both washer and dryer simultaneously?
 - Need to have at least 2 people present all the time?
- Time to "fill" pipeline and time to "drain" it reduces speedup



12

04/10/2000

Copyright Teemu Kerola 2000

2-stage Instruction Execution Pipeline (4) Fig. 11.10

- Good: instruction pre-fetch at the same time as execution of previous instruction
- Bad: execution phase is longer, I.e., fetch stage is sometimes idle
- Bad: Sometimes (jump, branch) wrong instruction is fetched
 - every 6th instruction?
- Not enough parallelism ⇒ more stages?

04/10/2000

Copyright Teemu Kerola 2000

13


Another Possible Instruction Execution Pipeline

- FE Fetch instruction
- DI <u>D</u>ecode instruction
- CO <u>Calculate operand effective addresses</u>
- FO <u>Fetch operands</u> from memory
- EI Execute Instruction
- WO Write operand (result) to memory

Fig. 11.11

04/10/2000

Copyright Teemu Kerola 2000



- Not every instruction uses every stage
 - serial execution actually even faster
 - speedup even smaller
 - will not affect pipeline speed
 - unused stage \Rightarrow CPU idle (execution "bubble")

04/10/2000

Copyright Teemu Kerola 2000

1:

Pipeline Execution Time (3)

- <u>Time</u> to execute <u>one instruction</u> (latency, seconds) may be <u>longer</u> than for non-pipelined machine
 - extra latches to store intermediate results
- <u>Time</u> to execute 1000 instructions (seconds) is <u>shorter</u> than that for non-pipelined machine, I.e.,

<u>Throughput</u> (instructions per second) for pipelined machine is <u>better</u> (bigger) than that for non-pipelined machine

• Is this good or bad? Why?

04/10/2000

Copyright Teemu Kerola 2000

Pipeline Speedup Problems

- Some stages are shorter than the others
- Dependencies between instructions
 - control dependency
 - E.g., conditional branch decision know only after EI stage

Fig. 11.12

Fig. 11.13

04/10/2000

Copyright Teemu Kerola 2000

17

Pipeline Speedup Problems

- Dependencies between instructions
 - <u>data dependency</u>
 - E.g., one instruction depends on some earlier instruction
 - <u>structural dependency</u>
 - E.g., many instructions need the same resource at the same time
 - e.g., memory bus

Fig. 11.12

Known after EI stage

MUL R1,R2,R3

LOAD R6,ArrB(R1)

Needed in CO stage

STORE R1,VarX

ADD R2,R3,VarY


MUL R3,R4,R5

FI

FO


04/10/2000

Copyright Teemu Kerola 2000



- Cycle time is the same for all stages
 time (in clock pulses) to execute the cycle
- Each stage executed in one cycle time
- Longest stage determines cycle time

04/10/2000 Copyright Teemu Kerola 2000 1



Pipeline Speedup (1) n instructions, k stages n instructions, k stages τ = stage delay = cycle time Time (pessimistic because of $T_1 = nk\mathbf{t}$ not pipelined: assuming that each stage would still have τ cycle time) Time $T_k = [k + (n-1)]t$ pipelined: Speedup with k stages: Fig. 11.14 04/10/2000 Copyright Teemu Kerola 2000 21

Branch Problem Solutions (5)

- Delayed Branch
 - compiler places some useful instructions(1 or more!) after branch (or jump) instructions
 - these instructions are almost completely executed when branch decision is known
 - less actual work lost

Fig. 12.7

- can be difficult to do

04/10/2000

Copyright Teemu Kerola 2000

Branch Probl. Solutions (contd) (6)

- Multiple instruction streams
 - execute speculatively in both directions
 - Problem: we do not know the branch target address early!
 - if one direction splits, continue each way
 - lots of hardware
 - speculative results, control
 - speculative instructions may delay real work
 - bus & register contention?
 - need to be able to <u>cancel</u> not-taken instruction streams in pipeline

04/10/2000

Copyright Teemu Kerola 2000

23

Branch Probl. Solutions (contd) (2)

• Prefetch Branch Target

IBM 360/91 (1967)

- prefetch just branch target instruction
- do not execute it, I.e., do only FI stage
- if branch take, no need to wait for memory
- Loop Buffer
 - keep n most recently fetched instructions in high speed buffer inside CPU
 - works for small loops (at most n instructions)

04/10/2000

Copyright Teemu Kerola 2000

Branch Probl. Solutions (contd) (5)

- Branch Prediction
 - guess (intelligently) which way branch will go
 - fixed prediction: take it, do not take it
 - based on opcode
 - E.g., BLE instruction usually at the end of loop?
 - taken/not taken prediction
 - based on previous time this instruction was executed
 - need space (1 bit) in CPU for each (?) branch
 - end of loop always wrong twice!
 - extension based on two previous time execution
 - need more space (2 bits)

Fig. 11.16

04/10/2000

Copyright Teemu Kerola 2000

25

Branch Address Prediction (3)

- It is not enough to know whether <u>branch</u> is taken or not
- Must know also <u>branch address</u> to fetch target instruction
- Branch History Table
 - state information to guess whether branch will be taken or not
 - previous branch target address
 - stored in CPU for each (?) branch

04/10/2000

Copyright Teemu Kerola 2000

Branch History Table

• Cached

PowerPC 620

- entries only for most recent branches
 - Branch instruction address, or tag bits for it
 - Branch taken prediction bits (2?)
 - Target address (from previous time) or complete target instruction?
- Why cached
 - expensive hardware, not enough space for all possible branches
 - at lookup time check first whether entry for correct branch instruction

04/10/2000

Copyright Teemu Kerola 2000

27

CPU Example: PowerPC

• User Visible Registers

Fig. 11.22

- 32 general purpose regs, each 64 bits
 - Exception reg (XER), 32 bits

Fig. 11.23a

- 32 FP regs, each 64 bits
 - FP status & control (FPSCR), 32 bits

Table 11.3

- branch processing unit registers
 - Condition, 32 bits
 - 8 fields, each 4 bits
 - identity given in instructions

Fig. 11.23b Table 11.4

- Link reg, 64 bits
 - E.g., return address
- Count regs, 64 bits
 - E.g., loop counter

04/10/2000

Copyright Teemu Kerola 2000

CPU Example: PowerPC

- Interrupts
 - cause
 - system condition or event

Table 11.5

• instruction

04/10/2000

Copyright Teemu Kerola 2000

29

CPU Example: PowerPC

• Machine State Register, 64 bits

Table 11.6

- bit 48: external (I/O) interrupts enabled?
- bit 49: privileged state or not
- bits 52&55: which FP interrupts enabled?
- bit 59: data address translation on/off
- bit 63: big/little endian mode
- Save/Restore Regs SRR0 and SRR1
 - temporary data needed for interrupt handling

04/10/2000

Copyright Teemu Kerola 2000

Power PC Interrupt Invocation

• Save return PC to SRR0

Table 11.6

- current or next instruction at the time of interrupt
- Copy relevant areas of MSR to SRR1
- Copy additional interrupt info to SRR1
- Copy fixed new value into MSR
 - different for each interrupt
 - address translation off, disable interrupts
- Copy interrupt handler entry point to PC
 - two possible handlers, selection based on bit 57 of original MSR

04/10/2000

Copyright Teemu Kerola 2000

31

Power PC Interrupt Return

Table 11.6

- Return From Interrupt (rfi) instruction
 - privileged
- Rebuild original MSR from SRR1
- Copy return address from SRR0 to PC

04/10/2000

Copyright Teemu Kerola 2000

