



















RISC & CISC United? (4)

- Pentium II, CISC architecture
- Each complex CISC instruction translated during execution (in CPU) into multiple fixed length simple micro-operations
- Lower level implementation is RISC, working with RISC micro-ops
- Could CPU area/time be better spent without this translation?

Copyright Teemu Kerola 2000

- Who wants to try? Transmeta Corporation?
- Why? Why not?

10/10/2000

RISC & CISC United? (3)

- Crusoe (by Transmeta) - CISC architecture (= Intel) visible to outside
- Each complex CISC instruction translated during execution (in separate <u>translation</u> with optimized code generation) into multiple fixed length simple microoperations
- Lower level implementation is RISC, working with RISC micro-ops

```
Copyright Teemu Kerola 2000
```

10/10/2000

34

35

