Hardwired Control Unit Ch 14

Micro-operations
Controlling Execution
Hardwired Control

11/10/2000

Copyright Teemu Kerola 2000

1

What is Control (2)

- So far, we have shown what <u>happens</u> inside CPU
 - execution of instructions
 - opcodes, addressing modes, registers
 - I/O & memory interface, interrupts
- Now, we show how CPU <u>controls</u> these things that happen
 - how to control what gate or circuit should do at any given time
 - control wires transmit control signals
 - control unit decides values for those signals

11/10/2000

Copyright Teemu Kerola 2000

Micro-operations (2)

(mikro-operaatio)

- Basic operations on which more complex instructions are built Fig. 14.1
 - each execution phase (e.g., fetch) consists of one or more sequential micro-ops
 - each micro-op executed in <u>one clock cycle</u> in some subsection of the processor circuitry
 - each micro-op specifies what happens in some area of cpu circuitry
 - cycle time determined by the longest micro-op!
- Micro-ops for (different) instructions can be executed simultaneously
 - non-conflicting, independent areas of circuitry

11/10/2000

Copyright Teemu Kerola 2000

3

Instruction Fetch Cycle (10)

- 4 registers involved
 - MAR, MBR, PC, IR
- What hannens?

Address of next instruction is in PC
Address (MAR) is placed on address bus
READ command given to memory
Result (from memory) appears on data bus
Data from data bus copied into MBR
PC incremented by 1

New instruction moved from MBR to IR

MBR available for new work

11/10/2000

Copyright Teemu Kerola 2000

 $\frac{\text{micro-ops?}}{\text{MAR} \leftarrow (PC)}$ READ

 $MBR \leftarrow (mem)$ $PC \leftarrow (PC) + 1$ $IR \leftarrow (MBR)$

Instruction Fetch Micro-ops (3) s1: MAR \leftarrow (PC), READ • 4 micro-ops $s2: MBR \leftarrow (mem)$ - can not change order s3: $PC \leftarrow (PC) +1$ - s2 must be done after s1 $\frac{\text{s4: IR} \leftarrow \text{(MBR)}}{\text{s4: IR}}$ - s3 can be done simultanously with s2 implicit - s4 can be done with s3, but must $MAR \leftarrow (PC)$, READ t1: be done after s2 t2: $MBR \leftarrow (mem)$ $PC \leftarrow (PC) + 1$ ⇒ Need 3 ticks: t3: $IR \leftarrow (MBR)$ Assume: mem read in one cycle

Micro-op Grouping

Copyright Teemu Kerola 2000

• Must have proper sequence

t1: $MAR \leftarrow (PC)$ t2: $MBR \leftarrow (mem)$

- No conflicts
 - no write to/read fromwith same register(set?) at the same time

t2: $MBR \leftarrow (mem)$ t3: $IR \leftarrow (MBR)$

each circuitry can be used by only one micro-op at a time

t2: $PC \leftarrow (PC) + 1$ t3: $R1 \leftarrow (R1) + (MBR)$

• ALU

11/10/2000

11/10/2000

Copyright Teemu Kerola 2000

Micro-op Types (4)

- Transfer data from one reg to another
- Transfer data from reg to external area
 - memory
 - -I/O
- Transfer data from external to register
- ALU or logical operation between registers


11/10/2000

Copyright Teemu Kerola 2000

7

Indirect Cycle

• Instruction contains indirect address of an operand, instead of direct operand address



11/10/2000

Copyright Teemu Kerola 2000

Interrupt Cycle

• After execution cycle test for interrupts

t1:

t2:

t3:👞

 $MBR \leftarrow (PC)$

 $mem \leftarrow (MBR)$

 $MAR \leftarrow save-address$


 $PC \leftarrow routine-address$


implicit - just wait?

- If interrupt bits on, then
 - save PC to memory
 - jump to interrupt handler
 - or, find out first correct handler for
 - this type of interrupt and then jump to that (need more micro-ops)
 - context saved by interrupt handler

11/10/2000

Copyright Teemu Kerola 2000





Instruction Cycle (3)

- Decomposed to micro-ops
- State machine for processor
 - state: execution phase

Fig. 14.3

- sub-state: current group of micro-ops
- In each sub-state the control signals have specific values dependent
 - on that sub-state
 - on IR register fields and flags

Fig. 14.4

- including control signals from the bus
- including values (flags) produced by previous sub-state

11/10/2000

Copyright Teemu Kerola 2000

Control State Machine (2)

- Each state defines current control signal values Control execution
 - determines what happens in next clock cycle
- Current state and current register/flag values determine next state

 Control sequencing

11/10/2000

Copyright Teemu Kerola 2000

13

Control Signal Types (3)

- Control data flow from one register to another
- Control signals to ALU
 - ALU does also all logical ops
- Control signals to memory or I/O devices
 - via control bus

11/10/2000

Copyright Teemu Kerola 2000

Control Signal Example (4)

Accumulator architecture

Fig. 14.5

• Control signals for given micro-ops cause micro-ops to be executed

Table 14.1

- setting C₂ makes value stored in PC to be copied to MAR in next clock cycle
 - C₂ controls Input Data Strobe for MAR (see Fig. A.30 for register circuit)
- setting C_R & C₅ makes memory perform a READ and value in data bus copied to MBR in next clock cycle

11/10/2000

Copyright Teemu Kerola 2000

15

Example: Intel 8085 (5)

- Introduced 1976
- 3, 5, or 6 MHz, no cache
- 8 bit data bus, 16 bit address bus
 - multiplexed
- One 8-bit accumulator

LDA MyNumber

Ox3A Ox10A5

Out #2

Ox2B Ox02

Opcode address

Ox2B Ox02

2 bytes

Opcode port

11/10/2000

Copyright Teemu Kerola 2000

Example: i8085 (6)

- Instead of complex data path all data transfers within CPU go via internal bus Fig. 14.7
 - may not be good approach for superscalar pipelined processor - bus should not be bottleneck
- External signals


Table 14.2


- Each instruction is 1-5 <u>machine cycles</u>
 - one external bus access per machine cycle
- Each machine cycle is 3-5 states
- Each state is one clock cycle
- Example: OUT instruction


Fig. 14.9

11/10/2000

Copyright Teemu Kerola 2000







Logic Equations

Next state from current state Alternatively, prior state & condition − State 0 -> <u>State 1</u> S4, S5, S7, S8, S9, S11 -> State0 - State 1 -> S2, S6, S8, S10 -> State1 - State 2 ->_____ -> State 2 - State 3 ->_____ -> State 3 − State 4 ->State 0 -> State 4 - State 5 -> <u>State 0</u> State2 & op = SW -> State 5 - State 6 -> <u>State 7</u> -> State 6 − State 7 -> <u>State 0</u> State 6 -> State 7 − State 8 -> <u>State 0</u> -> State 8 - State 9-> <u>State 0</u> State2 & op = JMP -> State 9 - State 10 -> State 11 -> State 10 - State 11 -> State 0 State 10 -> State 11

11/10/2000

Copyright Teemu Kerola 2000

2

Hardwired Control Logic (3)

- Circuitry becomes very big and complex very soon
 - may be unnecessarily slow
 - simpler is smaller, and thus faster
- Many lines (states) exactly or almost similar
- Have methods to find similar lines and combine them
 - not simple
 - save space, may lose in speed

11/10/2000

Copyright Teemu Kerola 2000

