
Instruction Sets Ch 9-10

Characteristics
Operands
Operations
Addressing
Instruction Formats

04/10/2000 Copyright Teemu Kerola 2000



Instruction Set

(käskykanta)

- Collection of instructions that CPU understands
- Only interface to CPU from outside
- CPU executes a program ⇔ CPU executes given instructions "one at a time"
 - fetch-execute cycle

Fig. 0.1

04/10/2000

pyright Teemu Kerola 2000

Instruction Set Design (5)

- · Operation types
 - How many? What type? Simple? Complex?
- Data types
 - Just a few? Many?
- Instruction format
 - fixed length? Varying length? Nr of operands?
- Number of addressable registers
 - too many **P** long instruction
- Addressing
- (tiedon osoitus)

(tietotyyppi)

- What modes to use to address data and when?

04/10/2000 Copyright Teemu Kerola 2000

Machine Instruction





- What should I do? Math? Move? Jump?
- Source operand references
 - Where is the data to work on? Reg? Memory?
- · Result operand reference
 - Where should I put the result? Reg? Memory?

Next instruction reference

- Where is the next instruction? Default? Jump?

04/10/2000


Copyright Teemu Kerola 2000


Good Instruction Set (2)


- Good target to compiler
 - Easy to compile?
 - Easy to compile code that runs fast?
 - Possible to compile code that runs fast?
- Allows fast execution of programs
 - How many meaningless instructions per second?
 - How fast does my program run?
 - Solve linear system of 1000 variables?
 - Set of data base queries?


04/10/2000


Copyright Teemu Kerola 2000
















Big vs. Little Endian • Address of multi-byte data items is the same in both representations • Only internal byte order varies • Must decide one way or the other - Math circuits must know which presentation used - Must consider when moving data via network • Power-PC: bi-endian - both modes at use - can change it per process basis - kernel mode selected separately















Data References (2)


- Where is data?
 - in memory
 - in registers
 - in instruction itself
- How to refer to data?
 - various addressing modes
 - multi-phase data access
 - how is data location determined (addressing mode)
 - compute data address (register? effective address?)
 - · access data


04/10/2000


Copyright Teemu Kerola 2000



04/10/2000 Copyright Teemu Kerola 2000 20







Instruction Format (4)

- How to represent instructions in memory?
- · How long instruction
 - Descriptive or dense? Code size?
- · Fast to load?
 - In many parts?
 - One operand description at a time?
- Fast to parse?
 - All instruction same size & same format?
 - Very few formats?

04/10/2000

Copyright Teemu Kerola 2000

25

Pentium II Instruction Set (5)

- CISC Complex Instruction Set Computer
- · At most one memory address
- "Everything" is optional
- "Nothing" is fixed
- Difficult to parse
 - all latter fields and their interpretation depend on earlier fields

Fig. 10.8

04/10/2000

Copyright Teemu Kerola 2000

Instruction Format (contd) (3)

- How many addressing modes?
 - Fewer is better, but harder to compile to
- How many operands?
 - 3 gives you more flexibility, but takes more space
- How many registers?
 - 16 regs → need 4 bits to name it
 - $-256 \text{ regs} \rightarrow \text{need } 8 \text{ bits to name it}$
 - need at least 16-32 for easy register allocation

04/10/2000

Copyright Teemu Kerola 2000

Pentium II Instruction Prefix Bytes (4)

- Instruction prefix (optional)
 - LOCK exclusive use of shared memory
 - REP repeat instruction for string characters
- Segment override (optional)
 - override default segment register
 - default is implicit, no need to store it every instruction
- Address size (optional)
 - use the other (16 or 32 bit) address size
- Operand size (optional)
 - use the other (16 or 32 bit) operand size

04/10/200

Copyright Teemu Kerola 2000

Pentium II Instruction Fields (3)

· Opcod

specific bit for byte size data

• Mod r/m (optional)

- data in reg (8) or in mem?
- which addressing mode of 24?
- can also specify opcode further for some opcodes
- SIB (optional)
 - extra field needed for some addressing modes
 - scale for scaled indexing
 - index register
- base register

04/10/2000

Copyright Teemu Kerola 2000

30

Fig. 10.8 (b)

Instruction Format (contd) (3)

- How many register sets?
 - A way to use more registers without forcing long instructions for naming them
 - One register set for each subroutine call?
 - One for indexing, one for data?
- Address range, number of bits in displacement
 - more is better, but it takes space
- · Address granularity
 - byte is better, but word address is shorter

04/10/2000

Copyright Teemu Kerola 2000

Pentium II Instruction Fields (contd) (2)

- Displacement (optional)
 - for certain addressing modes
 - 1, 2, or 4 bytes
- Immediate (optional)
 - for certain addressing modes
 - -1, 2, or 4 bytes

04/10/2000

Copyright Teemu Kerola 2000

PowerPC Instruction Format (7)

• RISC - Reduced Instruction Set Computer

• Fixed length, just a few formats

Fig. 10.9

Fig. 10.8 (b)

- Only load/store instructions access memory
- Only 2 addressing modes for data
- 32 general purpose registers can be used everywhere
- · Fixed data size
 - no string ops
- · Simple branches
 - CR-field determines which register to compare
 - L-bit determines whether a subroutine call
 - A-bit determines if branch is absolute or PC-relative

04/10/2000

Copyright Teemu Kerola 2000

