Superscalar Processors Ch 13

Limitations, Hazards
Instruction Issue Policy
Register Renaming
Branch Prediction

10/10/2001

Copyright Teemu Kerola 2001

1

Superscalar Processing (5)

- Basic idea: more than one instruction completion per cycle
- · Aimed at speeding up scalar processing
 - use many pipelines and not just more pipeline phases

Fig. 13.2

- Many instructions in <u>execution phase</u> simultaneously
 - need parallelism also in earlier & later phases
 - may not execute (completely) in given o Fig. 13.1
- Multiple pipelines
 - question: when can instruction be executed?
- Fetch many instructions at the same time
 - memory access must not be bottleneck

10/10/2001


Copyright Teemu Kerola 2001

Why couldn't we execute this instruction right now? (4)

Fig. 13.3

• (True) Data Dependency

(datariippuvuus)



- Procedural or Control Dependency
 - even more costlier than with normal pipeline

(kontrolliriippuvuus)

- now may waste more than one instruction!
- Resource Conflict
 - there is no available circuit right now
- (resurssikonflikti)
- memory buffer, FP adder, register file port
- Usual solution: circuits to detect problem and stall pipeline when needed

10/10/2001

Copyright Teemu Kerola 2001

3

New dependency for superscalar case? (8)

Name dependency

(nimiriippuvuus)

- two instructions use the same data item
- register or in memory
- no value passed from one instruction to another
- instructions have all their correct data available
- each individual result is the one intended
- overall result is not the one intended
- two cases: Output Dependency & Antidependency

(kirjoitusriippuvuus?)

(antiriippuvuus)

- examples on next 2 slides
- what if there are aliases?
 - · E.g., two virtual addresses, same physical address

10/10/2001

Copyright Teemu Kerola 2001

Output Dependency? (1)

- Some earlier instruction has not yet finished writing from the same location that we want to write to
 - execution time semantics determined by the original order of machine instructions read add r1, r4, r5
- Need to preserve order

Want to have sum of r4 and r5 in r1 after all these three instructions were executed

10/10/2001

Copyright Teemu Kerola 2001

5

Antidependency (1)

Some earlier instruction has not yet finished <u>reading</u> from the same location that we want to <u>write</u> to Need to preserve order

mv r2, r1 add r1, r4, r5

Want to have original value of r1 in r2

10/10/2001

Copyright Teemu Kerola 2001

Machine Parallelism (2)

- Instruction-level parallelism
 - How much parallelism is there
 - Theoretical maximum
- Machine parallelism
 - How much parallelism is achieved by any specific machine or architecture?
 - At most as much as instruction-level parallelism
 - dependencies?
 - physical resources?
 - not optimized (stupid) design?

10/10/2001

Copyright Teemu Kerola 2001

7

Superscalar Processor (4)

Instruction dispatch

- Fig. 13.6
- get next available executable instruction from instruction stream
- Window of execution
 - all instructions that are considered to be issued
- Instruction issue
 - allow instruction to start execution
 - execution and completion phase should continue now with no stalls
 - if any stalls needed, do them before issue
- Instruction reorder and commit (retiring)
 - hopefully all system state changes here!
 - last chance to <u>change order</u> or <u>abandon results</u>

10/10/2001

Copyright Teemu Kerola 2001

Instruction Dispatch (7)

Fig. 13.6

- Whenever there are both
 - available slots in window of execution
 - ready instructions from prefetch or branch prediction buffer
 - instructions that do not need to stall at all during execution
 - all dependencies do not need to be solved yet
 - must know that all dependencies are solved by the <u>time</u> a stall would occur

"data in R4 is not yet there, but it will be there in three cycles when it is needed by this instruction"

10/10/2001

Copyright Teemu Kerola 2001

(

Window of Execution

Fig. 13.6

- Bigger is better
 - easier to find a good candidate that can be issued right now
 - more work to figure out all dependencies
 - too small value will limit machine parallelism significantly
 - E.g., 6th instruction could be issued, but only 4 next ones are even considered

10/10/2001

Copyright Teemu Kerola 2001

Instruction Issue (3)

Fig. 13.6

- Select next instruction(s) for execution
- Check first everything so that execution can proceed with no stalls (stopping) to the end
 - resource conflicts
 - data dependencies
 - control dependencies
 - output dependencies
 - antidependencies
- Simpler instruction execution pipelines
 - no need to check for dependencies

10/10/2001

Copyright Teemu Kerola 2001

11

Instruction Issue Policies (3)

- Instruction fetch policy
 - constraints on how many instructions are considered to be dispatched at a time
 - E.g., 2 instructions fetched and decoded at a time
 ⇒ both must be dispatched before next 2 fetched
- Instruction execution policy
 - constraints on which order dispatched instructions may start execution
- Completion policy
 - constraints the order of completions

10/10/2001

Copyright Teemu Kerola 2001

Example 1 of Issue Policy (7)

- In-order issue with in-order completion
 - same as purely sequential execution
 - no instruction window needed

Fig. 13.4 (a)

- instruction issued only in original order
 - many can be issued at the same time
- instructions completed only in original order
 - many can be completed at the same time
- check before issue:
 - resource conflicts, data & control dependencies
 - execution time, so that completions occur in order: wait long enough that earlier instructions will complete first
- Pentium II: out-of-order middle execution for microops (uops)
 Copyright Teemu Kerola 2001

10/10/2001

Example 2 of Issue Policy (5)

- In-order issue with out-of-order completion
 - issue in original order

Fig. 13.4 (b)

- many can be issued at the same time
- no instruction window needed
- allow executions complete before those of earlier instructions
- check before issue:
 - resource conflicts, data & control dependencies
 - output dependencies: wait long enough to solve them

10/10/2001

Copyright Teemu Kerola 2001

Example 3 of Issue Policy (5)

Out-of-order issue with out-of-order completion

issue in any order

Fig. 13.4 (c)

• many can be issued at the same time

instruction window for dynamic instruction scheduling

- allow executions complete before those of earlier instructions
- Check before issue:
 - resource conflicts, data & control dependencies
 - output dependencies: wait for earlier instructions to write their results before we overwrite them
 - antidependencies: wait for earlier instructions issued later to pick up arguments before overwriting them

10/10/2001

The real

superscalar

Copyright Teemu Kerola 2001

15

Get Rid of Name Dependencies (3)

- Problem: independent data stored in locations with the same name
 - often a storage conflict: same register used for two different purposes
 - results in wait stages (pipeline stalls, "bubbles")
- Cure: register renaming
 - actual registers may be different than named registers
 - actual registers allocated dynamically to named registers
 - allocate them so that name dependencies are avoided
- Cost:
 - more registers
 - circuits to allocate and keep track of actual registers

10/10/2001

Copyright Teemu Kerola 2001

Register Renaming (3)

Output dependency: I3 can not complete before I1 has completed first:

Antidependency: I3 can not complete before I2 has read value from R3:

Rename data in register R3 to actual hardware registers R3a, R3b, R3c

Rename also other registers: R4b, R5a, R7b

No name dependencies now:

R3:=R3 + R5; (I1) R4:=R3 + 1; (I2)

R3:=R5 + 1; (I3) R7:=R3 + R4; (I4)

R3b := R3a + R5a (I1)

R4b := R3b + 1 (I2)

 $R3c:=R5a+1 \qquad (I3)$

 $R7b:=R3c + R4b \qquad (I4)$

- Drawback: need more registers
 - Pentium II: 40 extra regs + 16 normal regs
- Why R3a & R3b?

10/10/2001

Copyright Teemu Kerola 2001

17

Fig. 13.6

Superscalar Implementation (7)

- Fetch strategy
 - prefetch, branch prediction
- Dependency check logic
- Forwarding circuits (shortcuts) to transfer dependency data directly instead via registers or memory (to get data accessible earlier)
- Multiple functional units (pipelines)
- Effective memory hierarchy to service many memory accesses simultaneously
- Logic to issue multiple instruction simultaneously
- Logic to commit instruction in correct order

10/10/2001

Copyright Teemu Kerola 2001

Overall Gain from Superscalar Implementation

• See the effect of ...

Fig. 13.5

- renaming

 \Rightarrow right graph

- issue window size ⇒ color of vertical bar

out-of-order issue ⇒ "base" machine

duplicated

• data cache access ⇒ "+ld/st"

• ALU

⇒ "ALU"

• both

⇒ "both"

• Max speed-up about 4

10/10/2001

Copyright Teemu Kerola 2001

19

10/10/2001

Copyright Teemu Kerola 2001

Example: PowerPC 601 Architecture (2)

- General RISC organization
 - instruction formats

Fig. 10.9

- 3 execution units

Fig. 13.10

Logical view

Fig. 13.11

- 4 instruction window for issue
- each execution unit picks up next one for it whenever there is room for new instruction
- integer instructions issued only when 1st
 (dispatch buffer 0) in queue

10/10/2001

Copyright Teemu Kerola 2001

21

PowerPC 601 Pipelines (4)

• Instruction pipelines

Fig. 13.12

- all state changes in final "Write Back" phase
- up to 3 instruction can be dispatched at the same time, and issued right after that in each pipeline if no dependencies exist
 - dependencies solved by stalls
- ALU ops place their result in one of 8 condition code field in condition register
 - up to 8 separate conditions active concurrently

10/10/2001

Copyright Teemu Kerola 2001

PowerPC 601 Branches (4)

- Zero cycle branches
 - branch target addresses computed already in lower dispatch buffers
 - before dispatch or issue!
 - Easy: unconditional branches (jumps) or branch on already resolved condition code field
 - otherwise
 - conditional branch backward: guess taken
 - conditional branch forward: guess not taken
 - if speculation ends up wrong, cancel conditional instructions in pipeline before write-back
 - speculate only on one branch at a time

10/10/2001 Copyright Teemu Kerola 2001

PowerPC 601 Example

- Conditional branch example
 - Original C code

Fig. 13.13 (a)

Assembly code

Fig. 13.13 (b)

- predict branch not taken
- Correct branch prediction

Fig. 13.14 (a)

- Incorrect branch prediction

Fig. 13.14 (b)

10/10/2001

Copyright Teemu Kerola 2001

24

PowerPC 620 Architecture

6 execution units

Fig. 4.25

- Up to 4 instructions dispatched simultaneously
- Reservation stations to store dispatched instructions and their arguments

[HePa96] Fig. 4.49

– kind of rename registers also!

10/10/2001

Copyright Teemu Kerola 2001

25

PowerPC 620 Rename Registers (7)

- Rename registers to store results not yet committed [HePa96] Fig. 4.49
 - normal uncompleted and speculative instructions
 - 8 int and 12 FP extra rename registers
 - in same register file as normal registers
 - results copied to normal registers at commit
 - information on what to do at commit is in <u>completion</u> unit in reorder buffers
- Instruction completes (commits) from completion unit reorder buffer once all previous instructions are committed
 - max 4 instructions can commit at a time

10/10/2001

Copyright Teemu Kerola 2001

PowerPC 620 Speculation

- Speculation on branches
 - 256-entry branch target buffer
 - two-way set-associative
 - 2048-entry branch history table
 - used when branch target buffer misses
 - speculation on max 4 unresolved branches

10/10/2001 Copyright Teemu Kerola 2001 27

10/10/2001 Copyright Teemu Kerola 2001

29

Intel Pentium II speculation

- 512-entry branch target buffer
 - 4-bit prediction state, 4-way set-associative
- Static prediction
 - used before dynamic will work
 - forward not taken, backward branches taken
- In-order-completion for 40 uops (microoperations) limits speculation
- RSB 4 entry <u>Return Stack Buffer</u>

10/10/2001 Copyright Teemu Kerola 2001

