
Micro-programmed Control Ch 15

Micro-instructions
Micro-programmed Control Unit
Sequencing
Execution
Characteristics

10/10/2001 Copyright Teemu Kerola 2001



Hardwired Control (4)

- Complex
- Fast
- · Difficult to design
- · Difficult to modify
 - Lots of optimization done at implementation phase

10/10/200

Copyright Teemu Kerola 2001

Machine Instructions vs. Micro-instructions (2)

- Machine instruction fetch-execute cycle produces machine instructions to be executed at CPU
- Micro-instruction fetch-execute cycle produces control signals for data path

10/10/2001

Copyright Teemu Kerola 2001

Micro-programmed Control (3)

- Implement "execution engine" inside CPU
 - execute one micro-instruction at a time
- What to do now?
 - micro-instruction
 - control signals
 - stored in micro-instruction control memory
 - micro-program, firmware
- What to do next?
 - micro-instruction program counter
 - default (?): next micro-instruction
 - jumps or branches?

10/10/2001

Copyright Teemu Kerola 2001

Micro-program (4)


· Stored in control memory

Fig. 15.2

- ROM, PROM, EPROM
- One "subroutine" for each machine instruction
 - one or more micro-instructions
- Defines architecture
 - change instruction set?
 - ⇒ reload control memory

10/10/2001

ppyright Teemu Kerola 2001



Micro-programming (3)

- Simple design
- Flexible
 - -adapt to changes in organization, timing, technology
 - -make changes late in design cycle, or even in the field
- Very powerful instruction sets
 - -use bigger control memory if needed
 - -easy to have complex instruction sets
 - · is this good?

10/10/2001

Copyright Teemu Kerola 2001

Microcode (3)

- · Horizontal micro-code
 - control signals directly in micro-code

- all control signals always there
- lots of signals ⇒ many bits in micro-instruction
- · Vertical micro-code
 - each action encoded densely

Fig. 15.1 (b)

Fig. 15.4

Fig. 15.1 (a)

- actions need to be decoded to signals at execution time
- takes less space but may be slower
- Each micro-instruction is also a conditional branch?

10/10/2001 Copyright Teemu Kerola 2001

Micro-programming (2)

- Generality
 - multiple instruction sets on same machine
 - tailor instruction set to application?
- · Compatibility
 - easy to be backward compatible in one family
 - many organizations, same instruction set

Copyright Teemu Kerola 2001 11

Micro-programmed Control Unit (4)

- · Control Address Register
 - "micro-program PC"
- · Control Memory
- Control Buffer Register
 - current micro-instruction
 - · control signals
 - · next address control
- Sequencing logic
 - select next value for Control Address Reg

Copyright Teemu Kerola 2001

Micro-programming (2)

- · Costly to implement
 - need tools:
 - micro-program development environment
 - · micro-program compiler
- Slow
 - micro-instruction interpreted at execution time
 - interpretation is internal to CPU
 - interpret one instruction at a time

RISC vs. Micro-programming (8)

- · Simple instructions can execute at very high clock rate
- Compilers can produce micro-instructions
 - machine dependent optimization
- · Use only simple instructions and addressing mode
- Keep "micro-code" in RAM instead of ROM
- · no micro-instruction interpretation logic needed
- · Fast access to "micro-code" in RAM via caching
- Skip instruction interpretation of a micro-program and simply compile directly into lowest language of machine?
- ⇒ Compile to "micro-code" and use hardwired control for RISC

10/10/200

Copyright Teemu Kerola 2001

Micro-instruction Implicit **Address Generation**

- · Addresses not explicitly present
 - Mapping
 - · map opcode in machine instruction into microinstruction address
 - Addition



- · higher order bits directly from opcode · lower order bits based on current status and tag bits, or fields in current microinstruction
- Residual Control
 - return from micro-program subroutine

10/10/2001

Copyright Teemu Kerola 2001

Micro-program Sequencing (3)

- · Two address format
- default next micro-instruction address
 - waste of space most of the time?
- conditional branch address
- · One address format
- Fig. 15.7

14

- (Conditional) branch address
- · Variable format
 - only branch micro-instructions have addresses
 - waste of time many times?

10/10/200

Copyright Teemu Kerola 200

Micro-instruction Encoding

- Usually a compromise between pure horizontal and vertical formats
 - optimize on space with encoding multiple signals into a set of fields Fig. 15.11
 - each field defines control signals for certain separate
 - · mutually exclusive actions are encoded into the same field
 - make design simpler by not using maximum encoding

Copyright Teemu Kerola 2001

Micro-instruction Explicit **Address Generation**


- · Addresses explicitly present
 - Two-field
 - · select one of them
 - Unconditional branch
 - jump to this one
 - Conditional branch
 - · select this one or default


Micro-instruction Encoding (2)


- Functional encoding
 - each field controls some function
 - · load accumulator
 - · load ALU operands
 - · compute next PC
- Resource encoding
 - each field controls some resource
 - ALU
 - memory


Copyright Teemu Kerola 200


17














Summary (10)

- How clock signals cause instruction executions?
- · Low level stuff
 - gates, basic circuits, registers, memory
- Cache
- Virtual memory & TLB
- ALU, int & FP arithmetic's
- · Instruction sets
- CPU structure & pipelining
- Branch prediction, limitations, hazards, issue
- RISC & superscalar processor
- Hardwired & micro-controlled control

10/10/2001

Copyright Teemu Kerola 2001

25

