





12/09/200










Copyright Teemu Kerola 2001











Example Bus: Industry Standard Architecture (ISA, or PC-AT)

- Bus type: dedicated
- Arbitration method: single bus master
- Timing: asynchronous
 - own 8.33 MHz clock,
 - 15.9 MBps max data rate, 5.3 MBps in practice
- Bus width: address 32, data 16
- Data transfer type
 - read, write, read block, write block

12/09/2001 Copyright Teemu Kerola 2001





Bus Design Features (cont)

- · Bus width
 - address, data
- Data transfer types



- multiplexed & non-multiplexed operations
- read-modify-write
 - E.g., for indivisible increments (multiproc. env.)

Fig. 3.20

- read-after-write
 - E.g., for check that write succeeds (multiproc. env.)
- · long delay for interrupt handling?

· Bus type: multiplexed • Arbitration method: centralised arbiter

Example: Peripheral Component

Interconnect (PCI) Bus

- Timing: synchronous, own 33 MHz clock - 2.122 Gbps (265 MBps) max data rate
- Bus width: address/data 32 (64), signal 17
- Data transfer type
 - read, write, read block, write block
- max 16 slots (devices)

Copyright Teemu Kerola 2001

PCI Configurations

- Hierarchy
- Fig. 3.21
- Bridge to internal/system bus allows them to be faster
- Bridge to expansion buses allows them to slower

12/09/2001

Copyright Teemu Kerola 2001

PCI Bus Transaction (4)

- Bus activity is in separate transactions
- Each transaction preceded by arbitration

Fig. 3.23

- central arbiter (e.g., First-In-First-Out)
- determines initiator/master for transaction
- · Transaction is executed
- · Bus is marked "ready" for next transaction

12/09/2001

Copyright Teemu Kerola 200

PCI Bus 49 Mandatory Signals (6)

- 32 pins for address/data, time multiplexed
 1 parity pin
- 4 pins for command type/byte enable
 E.g., 0110/1111 = memory read/all 4 bytes
- System pins (2): clock, reset
- Transaction timing & coordination pins (6)
- Arbitration pins (2 for each device) to PCI bus arbiter: REQ, GNT
- Error pins (2): parity, system

12/09/2001

Copyright Teemu Kerola 2001

20

PCI Transaction Types (5)

- Interrupt Acknowledge
 - READ interrupt parameter (e.g., subtype) for interrupt handler
- Special Cycle
 - broadcast message to many targets
- Configuration Read/Write
 - Read/Update (Write) device configuration data
- · Dual Address Cycle
 - use 64 bit addresses in this transaction
- I/O or memory read/write (line, multiple)

12/09/200

Copyright Teemu Kerola 2001


23


PCI Bus 41 Optional Signals (4)

- Request interrupt pins (4 pins for each dev)
- Cache support pins (2) for snoopy cache protocols
- 32 pins for additional multiplexed address/data
 - plus 7 control/parity pins
- 5 test pins

12/09/200

opyright Teemu Kerola 2001





3GIO - New Bus to Replace PCI • Code name "Arapahoe" or 3GIO

- Prevent bus bottleneck between fast CPU and memory of the future
- Arapahoe Work Group

http://www.pcisig.com

- Compaq, Dell, IBM, Intel and Microsoft
- Will replace PCI as industry standard
- late 2003? low-end 2004? high-end 2005?
- PCI devices will work with Arapahoe
- Speedup 50x as compared to std PCI
 - E.g., 100 MB/s/pin vs. 1.58 MB/s/pin
- Scalable capacity per device (pin count, speed)

12/09/2001 Copyright Teemu Kerola 2001

