



26/09/200










Copyright Teemu Kerola 2001







Good Instruction Set (2) • Good target to compiler - Easy to compile? - Possible to compile code that runs fast? - Easy to compile code that runs fast? • Allows fast execution of programs - How many meaningless instructions per second? MIPS? GFLOPS? - How fast does my program run? • Solve linear system of 1000 variables? • Set of data base queries? • Connect a phone call in reasonable time?







Good Instruction Set (contd) (2) • Easy to implement - 18 months vs. 36 months? - Who will be 1st in market? Who will get development monies back and who will not? • Scalability (skaalautuva) - Speed up clock speed 10X, does it work? - Double address length, does design extend? • E.g., 32 bits ⇒ 64 bits ⇒ 128 bits?








Big vs. Little Endian • Address of multi-byte data items is the same in both representations • Only internal byte order varies • Must decide one way or the other - Math circuits must know which presentation used • Little-Endian may be faster - Must consider when moving data via network • Power-PC: bi-endian - both modes at use - can change it per process basis - kernel mode selected separately














Data References (2)

- Where is data?
 - in memory
 - in registers
 - in instruction itself
- · How to refer to data?
 - various addressing modes
 - multi-phase data access
 - how is data location determined (addressing mode)
 - compute data address (register? effective address?)
 - access data

26/09/2001 Copyright Teemu Kerola 2001

Displacement Address • Effective address = (R1) + AContents of R1 Constant from instruction • Constant is often small (8 bits, 16 bits?) Many uses JUMP <u>-40(PC)</u> - PC relative CALL <u>Summation(BX)</u> - Base register address ADDF F2, F2, Table(R5) - Array index - Record field MUL F4, F6, Salary(R8) Stack references STORE F2, <u>-4(FP)</u> 26/09/2001 Copyright Teemu Kerola 2001

26/09/2001 Copyright Teemu Kerola 2001 20

More Addressing Modes

• Autoincrement

- E.g., R pointer to an array

• Autodecrement

- E.g., R pointer to an array

• Autoincrement deferred

EA = Mem(R), R \leftarrow (R) + S

- E.g., R pointer to an array

• Autoincrement deferred

EA = Mem(R), R \leftarrow (R) + S

- E.g., R pointer to an array of pointers

• Scaled

EA = A + (R_j) + (R_i) * S

- E.g., item (R_i, R_j) in 2-dimensional array A[i,j]

Addressing Modes (Ch 10) Table. 10.1 • Immediate Data in instruction Memory address of data in instruction Direct Address of memory address of data in instruction (pointer) • Indirect • Register Data in register (best case?) · Register Indirect Register has memory address (pointer) Displacement $Addr = reg \ value + constant$ • Stack Data is stack pointed by some register Copyright Teemu Kerola 200

Pentium II Addressing Modes

• Immediate

- 1, 2, 4 bytes

• Register operand

- 1, 2, 4, 8 byte registers

- not all registers with every instruction

• Operands in Memory

- compute effective address and combine with segment register to get linear address (virtual address)

Table 10.2

Instruction Format (4)

- How to represent instructions in memory?
- How long instruction
 - Descriptive or dense? Code size?
- · Fast to load?
 - In many parts?
 - One operand description at a time?
- Fast to parse (I.e., split into logical components)?
 - All instruction same size & same format?
 - Very few formats?

26/09/2001

Copyright Teemu Kerola 2001

25

Pentium II Instruction Set (5)

- CISC Complex Instruction Set Computer
- At most one memory address
- · "Everything" is optional
- · "Nothing" is fixed
- · Difficult to parse
 - all latter fields and their interpretation depend on earlier fields

Fig. 10.8

26/09/2001

Copyright Teemu Kerola 2001

Instruction Format (contd) (3)

- How many addressing modes?
 - Fewer is better, but harder to compile to
- How many operands?
 - 3 gives you more flexibility, but takes more space
- How many registers?
 - $-16 \text{ regs} \rightarrow \text{need 4 bits to name it}$
 - $-256 \text{ regs} \rightarrow \text{need } 8 \text{ bits to name it}$
 - need at least 16-32 for easy register allocation
 - How many registers, that can be referenced in one instruction vs. referenced overall?

26/09/2001

Copyright Teemu Kerola 2001

26

Pentium II Instruction

Prefix Bytes (4)

- Instruction prefix (optional)
 - LOCK exclusive use of shared memory
 - REP repeat instruction for string characters
- · Segment override (optional)
 - override default segment register
 - default is implicit, no need to store it every instruction
- Address size (optional)
 - use the other (16 or 32 bit) address size
- Operand size (optional)
 - use the other (16 or 32 bit) operand size

26/09/20

Copyright Teemu Kerola 2001

29

Fig. 10.8 (b)

Fig. 10.8 (a)

Instruction Format (contd) (3)

- How many register sets?
 - A way to use more registers without forcing long instructions for naming them
 - One register set for each subroutine call?
 - One for indexing, one for data?
- Address range, number of bits in displacement
 - more is better, but it takes space
- · Address granularity
 - byte is better, but word address is shorter

26/09/2001

Copyright Teemu Kerola 2001

27

Pentium II Instruction Fields (3)

- · Opcode
 - specific bit for byte size data
- Mod r/m (optional)
 - data in reg (8) or in mem?
 - which addressing mode of 24?
 - can also specify opcode further for some opcodes
- SIB (optional) Scale/Index/Base
 - extra field needed for some addressing modes
 - scale for scaled indexing
 - index register
- base register

6/09/2001 Copyright Teemu Kerola 200

30

Pentium II Instruction Fields

(contd) (2)

- Displacement (optional)
 - for certain addressing modes
 - -1, 2, or 4 bytes
- Immediate (optional)
 - for certain addressing modes
 - 1, 2, or 4 bytes

26/09/2001

Copyright Teemu Kerola 2001

PowerPC Instruction Format (7)

- RISC Reduced Instruction Set Computer
- Fixed length, just a few formats
- Only load/store instructions access memory
- Only 2 addressing modes for data
- 32 general purpose registers can be used everywhere
- · Fixed data size
 - no string ops
- · Simple branches
 - CR-field determines which register to compare
 - L-bit determines whether a subroutine call
 - A-bit determines if branch is absolute or PC-relative

26/09/2001

Copyright Teemu Kerola 2001

Fig. 10.8 (b)

