

581365-8 Computer Organization II (Tietokoneen rakenne)

Teemu Kerola
University of Helsinki
Department of Computer Science

Fall 2002

3.9.2002

Copyright Teemu Kerola 2002

1



Course Focus

- Understand basic computer system design from the user (human, OS, compiler) viewpoint as well as from the designer viewpoint.
- Understand how a simple hardware clock signal makes a computer to execute programs.

3.9.2002

Copyright Teemu Kerola 2002

2



Notice

- These slides are made to support lectures and to be used with the text book.
- They do NOT include everything that is covered in the lectures.
- They are NOT a replacement for a text book.
- If you need a self-contained presentation, please use the text book.

3.9.2002

Copyright Teemu Kerola 2002

5

Motto



- “It is not good exercise,
if you do not sweat”

(“Kunto ei nouse, jos ei tule hiki”)

3.9.2002

Copyright Teemu Kerola 2002

6



WWW Information

- Course home page
<http://www.cs.helsinki.fi/Teemu.Kerola/tikra/>
- This semester schedule
[.../tikra/S2002/aikataulu.html](http://www.cs.helsinki.fi/Teemu.Kerola/tikra/S2002/aikataulu.html)
- Lectures *[.../luennot/](http://www.cs.helsinki.fi/Teemu.Kerola/tikra/luennot/)*
- Homeworks *[.../laskuharj/](http://www.cs.helsinki.fi/Teemu.Kerola/tikra/laskuharj/)*
- Old exams *[.../tikra/kokeet/](http://www.cs.helsinki.fi/Teemu.Kerola/tikra/kokeet/)*
- Newsgroup *hy.opiskelu.tktl.tikra*

3.9.2002

Copyright Teemu Kerola 2002


9

**Comp. Org. I
(TiTo,
Tietokoneen
toiminta)**

`A := B + C;`
High level language

`MOV AX, B`
`ADD AX, C`
`MOV A, AX`

Assembler



Logic circuits

**Comp. Org. II
(TiKRä,
Tietokoneen
rakenne)**

3.9.2002

Copyright Teemu Kerola 2002

10

Memory *CPU*

Bus

Contr. *Disk*

TiTo: What happens in system

TiKR: How are CPU & memory implemented?

3.9.2002 Copyright Teemu Kerola 2002 11

The Lowest Presentation Level for Comp Org I (TiTo)

CPU

PC MAR


Control Unit

MBR

Memory

Address Bus Data Bus Control Bus

3.9.2002 Copyright Teemu Kerola 2002 12



Contents

Text book: Stallings, Computer Organization & Architecture, 6th Ed., 2003 Old text book: 5th Ed, 1999

- Computer system - overall structure (Ch 1-8) (Ch 1-7)
- System buses (Ch 3) (Ch 3) 5th Ed, [Stal99]
- Digital logic (App A) (App A)
- Memory hierarchy (Ch 4.3, 8.3) (Ch 4.3, 7.3)
- Computer arithmetic (Ch 9) (Ch 8)
- Instruction sets (Ch 10-11) (Ch 9-10)
- CPU structure and function (Ch 12) (Ch 10)
- Reduced Instruction Set Computers (Ch 13) (Ch 12)
- Instr. level parall. and superscalar proc. (Ch 14) (Ch 13)
- Control unit (Ch 16-17) (Ch 14-15)

3.9.2002 Copyright Teemu Kerola 2002 14