

Lecture 12 Summary

Main topics
 What use is this for?
 What next?
 Next Courses?
 Next topics?

22.4.2010

Teemu Kerola, Copyright 2010

1

Goals

- To understand basic features of a computer system, from the point of view of the executing program
- To understand, how a computer systems executes the program given to it
- To understand the execution time program representation in system
- To understand the role and basic functionalities of the operating system

22.4.2010

Teemu Kerola, Copyright 2010

2

What use is this course for?

- Program execution speed is based on machine instructions executed by the processor (CPU), and not in the program representation format in high level language
 - High level language representation is still important
- Understanding higher level topics is easier, once one first understands what happens at lower levels of the system

22.4.2010

Teemu Kerola, Copyright 2010

3

Main Topics

- System as a whole, speed differences
 - Example machine and its use
- Program execution at machine language level
 - Processor, registers, bus, memory
 - Fetch-execute cycle, interrupts
 - Activation record stack, subroutine implementation
- Data representation formats (program vs. hardware)
- I/O devices and I/O implementation
 - Device drivers, I/O interrupts, disk drive
- Operating system fundamentals
 - Process and its implementation (PCB)
 - Execution of programs in the system
 - Compilation, linking, loading
 - Interpretation, emulation, simulation


Examples on the following slides

22.4.2010

Teemu Kerola, Copyright 2010

4

Example architecture: TTK-91 computer




22.4.2010

Teemu Kerola, Copyright 2010

5

Speed differences: Teemu's Cheese Cake

The speed of registers, cache, disk drive and web as compared to finding cheese for cheese cake.



22.4.2010

Teemu Kerola, Copyright 2010

6

Assembly language programming

	I	DC	0
		...	
		LOAD R1, =20	
		STORE R1, I	
for (int i=20; i < 50; ++i)	Loop	LOAD R2, =0	
T[i] = 0;		LOAD R1, I	
		STORE R2, T(R1)	
		LOAD R1, I	
		ADD R1, =1	
		STORE R1, I	
		LOAD R3, I	
		COMP R3, =50	
		JLES Loop	

variables, constants, arrays (2D), records in memory, in registers?

selection, loops, subroutines, SVC's, parameters, local variables

22.4.2010 TeemuKerola, Copyright 2010 7

Activation record (Activation record stack)

int funcA (int x,y);

- Subroutine implementation (ttk-91)
 - function return value (or all return values)
 - all (input and output) parameter values
 - return address
 - previous activation record
 - all local variables and data structures
 - saved registers values for recovering them at return

Parameter types? call-by-value, call-by-reference, call-by-name

return val	
param x	
param y	
old PC	-2
old FP	+1
local var i1	
local var i2	
old R1	
old R2	

22.4.2010 TeemuKerola, Copyright 2010 8

Instruction fetch-execute cycle

22.4.2010 TeemuKerola, Copyright 2010 9

Processor execution mode

user ↔ kernel

- User mode (normal mode)
 - Can use only ordinary instructions
 - Can reference only user's own memory areas (MMU controls)
- Privileged or kernel mode
 - Can use only all instructions, including privileged instructions (e.g., clear_cache, ired)
 - Can reference all memory areas, including kernel memory
 - Can (also) use direct (physical) memory addresses

When and how mode changes?

22.4.2010 TeemuKerola, Copyright 2010 10

Data representation formats

1/8 = 0.1250
1/16 = 0.0625
0.1875

sign	exponent	mantissa or significand
"+"	"15"	"0.1875" = "0.0011"

so that ...

mantissa	exponent
0.0011	"15"
1000	"12"
1000	"12"

24 bit mantissa!







integers
floating points
character
character strings
pictures, sounds
non-standard data?
which data is (not) understood by the processor?



22.4.2010 TeemuKerola, Copyright 2010 11

Process, process States and Life Time


When will state change?
What happens in state change (at instr. level)?
Who or what causes the state change?

22.4.2010 TeemuKerola, Copyright 2010 12






- ## Computer Organization II, 4 cr
- 2nd year students
 - Elective course in BSc or MSc studies
 - Prerequisites: CO-I
 - In most universities combined with CO-I
 - One level down from CO-I in implementation hierarchy
 - "How will hardware clock cycle make the processor to execute instructions ?"
 - "How is processor arithmetic implemented?"
 - Many instructions in execution concurrently (in many ways!)
 - How is this implemented, what problems does it cause, and how are those problems solved?
- 22.4.2010 TeemuKerola, Copyright 2010 21




- ## Operating Systems (OS), 4 cr
- 4th year students
 - Compulsory for graduate (M.Sc.) students of the distributed systems and telecommunication specialisation area
 - Prerequisites
 - CO-I
 - Concurrent Programming
 - Introduction to Data Communication
 - OS role as process and resource controller
 - Concurrent processes using shared resources
 - Use of system resources
 - Process scheduling
 - More?
 - Distributed Systems, 4 cr
- 22.4.2010 TeemuKerola, Copyright 2010 23



Intro to Data Communication, 4 cr

- 2nd year students
 - Obligatory undergraduate course
- Computer network basic services to users and applications
- Basic tools for data communication
- Network architecture layer structure and services at each layer
- More?
 - Internet-protocols, 2 cr

22.4.2010 Teemu Kerola, Copyright 2010 25



Concurrent Programming (CP), 4 cr

- 2nd year students
 - Obligatory undergraduate course
- Prerequisites: CO-I
- Problems caused by concurrency
 - System just freezes ... why?
- Concurrency requirements for system
- Process synchronization
 - Busy wait or process switch? Why?
- Process communication
 - Shared memory? Messages? Why?
 - Over the network?
- More?
 - Distributed Systems, 4 cr

semaphores
 monitors
 rendezvous
 guarded statements
 rpc, messages
 Java concurrent progr.

22.4.2010 Teemu Kerola, Copyright 2010 27

CP - Synchronization Problem Solution with Test-and-Set Instruction

- TAS Ri, L (ttk-91 extension)


```

            Ri := mem[L]
            if Ri == 1 then
                { Ri := 0, mem[L] := Ri, jump *+2 }
            
```
- Critical section


```

            LOOP: TAS R1, L # L: 1 (open) 0 (locked)
                  JUMP LOOP # wait until lock open
            ... # lock is locked for me
            ... critical section: one process at a time
            ...
            LOAD R1,=1 # open lock L
            STORE R1,L
            
```
- Will it work, if interrupt occurs at "bad spot"?
 - What is a "bad spot"?



22.4.2010 Teemu Kerola, Copyright 2010 28

An Introduction to Specification and Verification, 4 cr

- 4th year students
 - Elective graduate level (M.Sc.) course
- Prerequisites
 - Understanding the problematics of distribution and concurrency
 - Introduction to Data Communication, Concurrent Programming
- Model processes with transitional systems
 - step: machine instruction? Method? Transaction? Program?
- Principles of automatic verification
- Verification of simple protocols
- More?
 - Semantics of Programs, 6 cr (lectured 1999)
 - Automatic Verification, 6 cr (lectured 2002)

22.4.2010 Teemu Kerola, Copyright 2010 29

22.4.2010 Teemu Kerola, Copyright 2010 30



Computational Theory ... (5)

- Properties of any programs can be deduced from properties of integers or integer valued functions

computational theory

- Proven properties of programs (any programs)
 - valid for all computers
 - valid always: now and in future

22.4.2010 TeemuKerola, Copyright 2010 33

Proven theorems in computational theory and algorithm analysis (4)

- With any preselected time span or memory size, there exists a problem such that
 - (1) it has a solution, and
 - (2) all programs solving it will take more time or space than those preselected maximum limits
- There exists programs that can never be solved with any computer
- There exists a large class of know problems such that we do not yet know how difficult they really are

$P \stackrel{?}{=} NP$

22.4.2010 TeemuKerola, Copyright 2010 34

--

End of Lecture 12 and End of Course

--

http://www.retroweb.com/apollo_retrospective.html

<http://study.for.exam.edu/intime.html>

22.4.2010 TeemuKerola, Copyright 2010 35