
Memory Hierarchy and Cache Ch 4-5

Memory Hierarchy Main Memory Cache Implementation

Teemu's Cheesecake

Fig. 4.1

Register, on-chip cache, memory, disk, and tape speeds relative to times locating cheese for the cheese cake you are baking...



Goal (4)

- I want my memory lightning fast
- I want my memory to be gigantic in size
- cache • Register access viewpoint: – data access as fast as HW register HW solution – data size as large as memory virtual • Memory access viewpoint memo – data access as fast as memory HW help for – data size as large as disk SW solution

Memory Hierarchy (5)



- Most often needed data is kept close
- Access to small data sets can be made fast
 simpler circuits
- Faster is more expensive
- Large can be bigger and cheaper (per byte)

Memory Hierarchy

 up: smaller, faster, more expensive, more frequent access
 down: bigger, slower, less expensive, less frequent access

Principle of locality (8)

 In any given time period, memory references occur only to a <u>small subset</u> of the whole address space

(paikallisuus)

• The reason why memory hierarchies work

Prob (small data set) = 99% Cost (small data set) = 2 μ s Prob (the rest) = 1% Cost (the rest) = 20 μ s

Aver cost 99% * 2 μ s + 1% * 20 μ s = 2.2 μ s Fig. 4.2

- Average cost is close to the cost of small data set
- How to determine data for that small set?
- How to keep track of it?

24.9.2003

Principle of locality (5)

- In any given time period, memory references occur only to a <u>small subset</u> of the whole address space (paikallisuus)
- <u>Temporal locality</u>: it is likely that a data item reference a short time ago will be referenced again soon (ajallinen paikallisuus)
- <u>Spatial locality:</u> it is likely that a data items close to the one referenced a short time ago will be referenced soon (alueellinen paikallisuus

memory 2511: 345 23 71 8 305 63 91 2

Memory

- Random access semiconductor memory

 give address & control, read/write data
- ROM, PROMS, FLASH

Table 5.1

(Table 4.2 [Stal199])

system startup memory,

BIOS (Basic Input/Output System)

load and execute OS at boot

also random access

• RAM

- "normal" memory accessible by CPU

24.9.2003

RAM

E.g., \$0.12 / MB (year 2001)

- Dynamic RAM, DRAM – simpler, slower, denser, bigger (bytes per chip) – main memory? E.g., 60 ns access - periodic refreshing required - refresh required after read • Static RAM, SRAM E.g., \$0.70 / MB (year 2001) - more complex (more chip area/byte), faster, smaller (bytes per chip) E.g., 5 ns access? - cache? no periodic refreshing needed
 - data remains until power is lost

24.9.2003

DRAM Access • 16 Mb DRAM Fig. 5.3 (Fig. 4.4 [Stal99]) – 4 bit data items - 4M data elements, 2K * 2K square

- Address 22 bits
 - Fig. 5.4 (b) (Fig. 4.5 (b) [Stal99]) • row access select (RAS)
 - column access select (CAS)
 - interleaved on 11 address pins
- Simultaneous access to many 16Mb memory chips to access larger data items - Access 8 bit words in parallel? Need 8 chips. Fig. 5.5 (Fig. 4.6 [Stal99])

SDRAM (Synchronous DRAM) • 16 bits in parallel - access 4 DRAMs (4 bits each) in parallel • CPU clock synchronizes also the bus – not by separate clock for the bus - CPU knows how longs it takes make a reference – it can do other work while waiting • Faster than plain DRAM • Current main memory technology (year 2001)

E.g., \$0.11 / MB (year 2001)

RDRAM (RambusDRAM)

- New technology, works with fast memory bus

 expensive
 E.g., \$0.40 / MB (year 2001)?
- Faster transfer rate than with SDRAM
 E.g., 1.6 GB/sec vs. 200 MB/sec (?)
- Faster access than SDRAM

E.g., 38 ns vs. 44 ns

- Fast internal Rambus channel (800 MHz)
- Rambus memory controller connects to bus
- Speed slows down with many memory modules
 - serially connected on Rambus channel
 - not good for servers with 1 GB memory (for now!)
- 5% of memory chips (year 2000), 12% (2005)?
 24.9.2003 Copyright Teemu Kerola 2003

Flash memory


- Original invention
 - Fujio Masuoka, Toshiba Corp., 1984
 - non-volatile, data remains with power off
 - slow to write ("program")
- Nand-Flash, 1987
 - Fujio Masuoka
 - lowers the wiring per bit to one-eighth that of the Flash Memory's




Intel ETOX Flash

- Intel, 1997
- A single transistor with the addition of an <u>electrically</u> <u>isolated polysilicon floating gate</u> capable of storing charge (electrons)
- Negatively charged electrons act as a barrier between the control gate and the floating gate.
- Depending on the flow through the floating gate (more or less than 50%) it has value 1 or 0.
- Read/Write data in small blocks

24.9.2003






http://developer.intel.com/technology/ itj/q41997/articles/art_1.htm

Intel StrataFlash

- Flash cell is analog, not digital storage
- Use different charge levels to store 2 bits (or more!) of data in each flash cell



24.9.2003

Flash Implementations

• BIOS (PC's, phones, other hand-held devices....)





- Toshiba SmartMedia, 2-256 Мь...
- Sony Memory Stick, 2-1024 MB
- CompactFlash, 8-512 MB
- PlayStation II Memory Card, 8 MB
- MMC MultiMedia Card, 32-128 MB
- Fuji XD Picture Card 32-256 MB
- Hand-held phone memories



24.9.2003

Cache Memory

90% 99%?

- Problem: how can I make my (main) memory as fast as my registers?
- Answer: (processor) cache
 - keep most probably referenced data in fast cache close to processor, and rest of it in memory
 - much smaller than main memory
 - (much) more expensive (per byte) than memory
 - most of data accesses only to cache

Fig. 4.3 & 4.6 (Fig. 4.13 & 4.16 [Stal99])

Memory references with cache (5) Data is in cache? Data is only in memory? Read it to cache CPU waits until data available

Many blocks (cache lines) help for <u>temporal</u> locality many different data items in cache Fig. 4.4

<u>Large</u> blocks help for <u>spatial</u> locality lots of "nearby" data available

Fixed cache size? Select "many" or "large"? (can not have both!)

24.9.2003

Copyright Teemu Kerola 2003

(Fig. 4.14 [Stal199])

Cache Features (6)

- Size
- Mapping function

 how to find data in cache?
- Replacement algorithm
 which block to remove to make room for a new block?
- Write policy
 - how to handle writes?
- Line size (block size)?
- Number of caches? Types of caches?

24.9.2003

Copyright Teemu Kerola 2003

(kuvausfunktio)

(poistoalgoritmi)

(kirjoituspolitiikka)

(rivin tai lohkon koko)


Cache Size

• Bigger is better in general • Bigger may be slower – lots of gates, cumulative gate delay? • Too big might be too slow! 1KW (4 KB), – Help: 2- or 3-level caches 128MW (512 MB)? mem L2 L1L3 regs cpu chip

24.9.2003

Mapping: Memory Address (3)


- Alpha AXP issues 34 bit memory addresses
 - Use block address to locate block in cache
 - With cache hit, block offset is controlling a multiplexer to select right word
 Cache line size




24.9.2003

Mapping (2)


• Given a memory block address, - is that block in cache? – where is it there? • Three solution methods - direct mappings - fully associative mapping - set associative mapping




24.9.2003




Direct Mapping Example 2 (5)






24.9.2003

Fully Associative Example (5) cache ReadW I2, 0xB4 data tag 64 $0xA4 = 1011 \ 0100$ Match 000: (11011 12 34 56 78 9A 01 23 45 offset tag **901**: C1011 87 00 32 89 65 A1 B2 00 10110 010: 0001187 54 00 89 65 A1 B2 00 or 01: (10100 54 A7 00 91 23 66 32 11 100: (00111 77 55 55 66 66 22 44 22 101: (10100) 65 43 21 98 76 65 43 32 110: (10110) 00 11 22 33 44 55 66 77 10011 87 54 32 89 65 A1 B2 00 24.0.200






Two definitions for "Set" in "Set Associative Mapping"

- Term "set" is the set of all possible locations where referenced memory block can be
 - Field "set" of memory address determines this set
 - [Stal03], [Stal99]
- Cache memory is split into multiple "sets", and the referenced memory block can be in only one location in each "set"
 - Field "index" of memory address determines possible location of referenced block in each "set"
 - [HePa96], [PaHe98]

Two definitions for "Set" in "Set Associative Mapping"


Stallings "set"

Hennessy-Patterson "set"




2-way Set Associative Cache

tallings' sets" Hennessy's ine order)



24.9.2003

Set Associative Example (6)



Set Associative Mapping

- Set associative cache with set size 2
 = 2-way cache
- Degree of associativity v? Usually 2
 v large? Fig. 7.16 [PaHe98]
 - More data items (v) in one set
 - less "collisions" within set
 - final comparison (matching tags?) gate delay?
 v maximum (nr of cache lines)
 ⇒ fully associative mapping
 v minimum (1) ⇒ direct mapping

Replacement Algorithm

- Which cache block (line) to remove to make room for new block from memory?
- Direct mapping case trivial
- First-In-First-Out (FIFO)
- Least-Frequently-Used (LFU)
- Random
- Which one is best?
 - Chip area?
 - Fast? Easy to implement?

Write Policy

- How to handle writes to memory?
- Write through

(läpikirjoittava)

- each write goes always to memory
- each write is a cache miss!
- Write back

(lopuksi kirjoittava takaisin kirjoittava?)

- write cache block to memory only when it is replaced in cache
- memory may have stale (old) data

– cache coherence problem (välimuistin


(välimuistin yhteneväisyysongelma)

Line size

- How big cache line?
- Optimise for temporal or spatial locality?
 - bigger cache line is better for spatial locality
 - More cache lines is better for temporal locality
- <u>Data</u> references and <u>code</u> references behave in a different way
- Best size varies with <u>program</u> or <u>program phase</u>
- 2-8 words?
 - word = 1 float??

Number/types of Caches (3) • One cache too large for best results • Unified vs. split cache (yhdistetty, erilliset) - same cache for data and code, or not? - split cache: can optimise structure separately for data and code • <u>Multiple levels</u> of caches – L1 - same chip as CPU - L2 - same package or chip as CPU • older systems: same board Fig. 4.13 – L3 - same board as CPU (Fig. 4.23 [Stal99])





http://www.intel.com/procs/servers/feature/cache/unique.htm

"The Pentium® Pro processor's unique multi-cavity chip package brings L2 cache memory closer to the CPU, delivering higher performance for business-critical computing needs."