Hardwired Control Unit Ch 16

Micro-operations
Controlling Execution
Hardwired Control

16.10.2003

Copyright Teemu Kerola 2003

-1

What is Control (2)

- So far, we have shown what <u>happens</u> inside CPU
 - execution of instructions
 - opcodes, addressing modes, registers
 - I/O & memory interface, interrupts
- Now, we show how CPU <u>controls</u> these things that happen
 - how to control what gate or circuit should do at any given time
 - control wires transmit control signals
 - control unit decides values for those signals

16.10.2003

Micro-operations (2)

(mikro-operaatio)

- Basic operations on which more complex instructions are built Fig. 16.1 (Fig. 14.1 [Stal99])
 - each execution phase (e.g., fetch) consists of one or more sequential micro-ops
 - each micro-op executed in <u>one clock cycle</u> in some subsection of the processor circuitry
 - each micro-op specifies what happens in some area of cpu circuitry
 - system cycle time determined by longest micro-op!
- Many micro-ops (for successive instructions) can be executed simultaneously
 - if non-conflicting, independent areas of circuitry

16.10.2003

Copyright Teemu Kerola 2003

2

Instruction Fetch Cycle (10)

- 4 registers involved
 - MAR, MBR, PC, IR

Fig. 12.6 (Fig. 11.7 [Stal99])

• What happens?

Address of next instruction is in PC
Address (MAR) is placed on address bus
READ command given to memory
Result (from memory) appears on data bus
Data from data bus copied into MBR
PC incremented by 1
New instruction moved from MBR to IR
MBR available for new work

micro-ops?

 $MAR \leftarrow (PC)$ READ

 $MBR \leftarrow (mem)$ $PC \leftarrow (PC) + 1$

 $IR \leftarrow (MBR)$

Instruction Fetch Micro-ops (2)

- 4 micro-ops
 - can not change order,
 can do some ops at the
 same time

```
s1: MAR \leftarrow (PC), READ
s2: MBR \leftarrow (mem)
s3: PC \leftarrow (PC) +1
s4: IR \leftarrow (MBR)
```

- s2 must be done after s1

implicit

- s3 can be done simultaneously with s2 $\stackrel{\text{READ}}{\sim}$

t3:

s4 can be done
with s3, but must
be done after s2

t1: MAR \leftarrow (PC) t2: MBR \leftarrow (mem) PC \leftarrow (PC) +1

 $IR \leftarrow (MBR)$

 \Rightarrow Need 3 ticks:

assume: mem read in one cycle

16.10.2003

Copyright Teemu Kerola 2003

5

Micro-op Grouping (4)

- Must maintain proper sequence (semantics)
- t1: $MAR \leftarrow (PC)$ t2: $MBR \leftarrow (mem)$

- No conflicts
 - no write to/read from with same register (set?) at the same time
- t2: $MBR \leftarrow (mem)$ t3: $IR \leftarrow (MBR)$
- each circuitry can be used by only one micro-op at a time
- t2: $PC \leftarrow (PC) + 1$ t3: $R1 \leftarrow (R1) + (MBR)$
- E.g., ALU or some bus

16.10.2003

Copyright Teemu Kerola 2003

Micro-op Types (4)

- Transfer data from one reg to another
- Transfer data from reg to external area
 - memory
 - -I/O
- Transfer data from external to register
- ALU or logical operation between registers


16.10.2003

Copyright Teemu Kerola 2003

7

Indirect Cycle

 Instruction contains address of an operand, instead of direct operand address



16.10.2003

Copyright Teemu Kerola 2003

Interrupt Cycle

• After execution cycle, test for interrupts

t1:

t2:

t3:

 $MBR \leftarrow (PC)$

 $mem \leftarrow (MBR)$

 $MAR \leftarrow save-address$

 $PC \leftarrow routine-address$

'implicit - just wait?


- If interrupt bits on, then
 - save PC to memory
 - jump to interrupt handler
 - or, find out first correct handler for this type of interrupt and then jump to that (need more micro-ops)
 - context saved by interrupt handler

16.10.2003 Copyright Teemu Kerola 2003

```
t1: ALU1 \leftarrow (R2)
 Execute Cycle (4)
                                                        ALU2 \leftarrow (R3)
                                                   t2: ALUout ← "+"
     • Different for each op-code
                                                   t3: R1 \leftarrow ALUout
                                                MAR \leftarrow (IR_{address})
                                        t1:
             ADD R1, X
                                        t2:
                                                MBR \leftarrow (memory)
                                       t3:
                                                R1 \leftarrow (R1) + (MBR)
                     R1, R2, R3
                                                R1 \leftarrow (R2) + (R3)
             ADD
                                        t1:
             JMP
                     LOOP
                                                PC \leftarrow (IR_{address})
                                        t1:
                Was this updated in indirect cycle?
            BZER R1, LOOP
                                               if ((R1)=0) then
                                       t1:
                                                       PC \leftarrow (IR_{address})
        Can this be done in one cycle?
16.10.2003
                        Copyright Teemu Kerola 2003
                                                                   10
```

Execute Cycle (contd) (1)

Branch and Save Address (subroutine call instruction)



16.10.2003

Copyright Teemu Kerola 2003

11

Instruction Cycle (3)

- Decomposed to micro-ops
- State machine for processor

- state: execution phase

(Fig. 14.3 [Stal99])

Fig. 16.3

- sub-state: current group of micro-ops executable in one clock cycle (tick)
- In each sub-state the control signals have specific values dependent

 (Fig. 14.4 [Stal99])
 - on that sub-state

Fig. 16.4

- on IR register fields and on flags
 - including control signals from the bus
 - including values (flags) produced by previous substate

16.10.2003

Copyright Teemu Kerola 2003

Control State Machine (2)

- Each state defines current control signal values

 Control execution
 - determines what happens in next clock cycle
- Current state and current register/flag values determine next state

 Control sequencing

16.10.2003

Copyright Teemu Kerola 2003

13

Control Signal Types

- Control data flow from one register to another
- Control signals to ALU
 - ALU does also all logical ops
- Control signals to memory or I/O devices
 - via control bus

16.10.2003

Copyright Teemu Kerola 2003

Control Signal Example (5)

Accumulator architecture

(Fig. 14.5 [Stal99])

Fig. 16.5

• Control signals for given micro-ops cause micro-ops to be executed Table 16.1

(Tbl 14.1 [Stal99]) - setting C₂ makes value stored in PC to be copied to MAR in next clock cycle

- C₂ controls Input Data Strobe for MAR (see Fig. A.30 for register circuit)
- setting C_R & C₅ makes memory perform a READ and value in data bus copied to MBR in next clock cycle
- micro-op = collection of control signals?

16.10.2003

Copyright Teemu Kerola 2003

Example: Intel 8085 (5)

- Introduced 1976
- 3, 5, or 6 MHz, no cache

Fig. 16.7

(Fig. 14.7 [Stal99])

- 8 bit data bus, 16 bit address bus
 - multiplexed
- One 8-bit accumulator

opcode address LDA MyNumber $0x3A \mid 0x10A5$ 3 bytes $0x2B \mid 0x02$ 2 bytes OUT #2 opcode port

16.10.2003

Copyright Teemu Kerola 2003


Example: i8085 (6)


- Instead of complex data path all data (Fig. 14.7 [Stal99]) transfers within CPU go via internal bus Fig. 16.7
 - may not be good approach for superscalar pipelined processor - bus should not be bottleneck
- External signals Table 16.2 (Tbl 14.2 [Stal99])
- Each instruction is 1-5 machine cycles
 - one external bus access per machine cycle
- Each machine cycle is 3-5 states
- Each state is one clock cycle


ycle (Fig. 14.9 [Stal99]) Fig. 16.9

• Example: OUT instruction

16.10.2003 Copyright Teemu Kerola 2003 17







Logic Equations (2)

Next state from current state Alternatively, prior state & condition - State 0 -> State 1 S4, S5, S7, S8, S9, S11 -> State0 - State 1 -> S2, S6, S8, S10 -> State1 – State 2 → S5 or ... -> State 2 - State 3 -> S9 or ... -> State 3 − State 4 -> State 0 -> State 4 − State 5 -> State 0 State2 & op = SW -> State 5 - State 6 -> State 7 -> State 6 - State 7 -> State 0 State 6 -> State 7 − State 8 -> State 0 -> State 8 - State 9-> State 0 State3 & op = JMP -> State 9 - State 10 -> State 11 -> State 10 - State 11 -> State 0 State 10 -> State 11

16.10.2003

Copyright Teemu Kerola 2003


21

Hardwired Control Logic (3)

- Circuitry becomes very big and complex very soon
 - may be unnecessarily slow
 - simpler is smaller, and thus faster
- Many lines (states) exactly or almost similar
- Have methods to find similar lines (states) and combine them
 - not simple
 - save space, may lose in speed
 - must be redone after any modification

16.10.2003

-- End of Chapter 16: Hardwired Control --



Hardwired Control Logic board http://www.hpmuseum.org/9100cl.jpg

16.10.2003 Copyright Teemu Kerola 2003