




| Micro-programmed Control  | Hardwired Control (4)   |
|---|---|
| Ch 17   | <ul><li>Complex</li><li>Fast</li></ul>  |
| Micro-instructions<br>Micro-programmed<br>Control Unit<br>Sequencing<br>Execution Characteristics<br>Course Summary | <ul> <li>Difficult to design</li> <li>Difficult to modify <ul> <li>lots of optimization work done at implementation phase (after design)</li> <li>all optimization work (I.e., most of the work?) must be redone after any changes to design</li> </ul> </li> </ul> |
| 16.10.2003 Copyright Teemu Kerola 2003 1  | 16.10.2003 Copyright Teemu Kerola 2003 2  |


















## RISC vs. Micro-programming (8)


- · Simple instructions can execute at very high clock rate
- · Compilers can produce micro-instructions - machine dependent optimization
- · Use only simple instructions and addressing mode
- · Keep "micro-code" in RAM instead of ROM
- no micro-instruction interpretation logic needed
- · Fast access to "micro-code" in RAM via caching
- · Skip instruction interpretation of a micro-program and simply compile directly into lowest language of machine?
- $\Rightarrow$  Compile to "micro-code" and use hardwired control for RISC (e.g., Pentium II)

16 10 2003


Copyright Teemu Kerola 2003

# Micro-program Sequencing (3)







13





### Micro-instruction Encoding (2) · Functional encoding - each field controls some function · load accumulator · load ALU operands · compute next PC Resource encoding - each field controls some resource • ALU memory 16 10 2003 Copyright Teemu Kerola 2003 18


16











## Summary (11)

- · How clock signals cause instruction executions?
- Low level stuff
- gates, basic circuits, registers, memory
- Cache
- Virtual memory & TLB
- ALU, Int & FP arithmetic's
- · Instruction sets
- CPU structure & pipelining
- · Branch prediction, limitations, hazards, issue
- RISC & superscalar processor, name dependencies

25

- IA-64 & Crusoe
- Hardwired & micro-controlled control

16.10.2003

Copyright Teemu Kerola 2003

