

## Hardwired Control Unit

### Ch 14

Micro-operations  
Controlling Execution  
Hardwired Control

10/10/2001 Copyright Teemu Kerola 2001 1

## Instruction Fetch Cycle <sup>(10)</sup>

- 4 registers involved – MAR, MBR, PC, IR Fig. 11.7
- What happens?
 

Address of next instruction is in PC  
Address (MAR) is placed on address bus  
READ command given to memory  
Result (from memory) appears on data bus  
Data from data bus copied into MBR  
PC incremented by 1  
New instruction moved from MBR to IR  
MBR available for new work

micro-ops?

MAR ← (PC)  
READ

MBR ← (mem)  
PC ← (PC) + 1  
IR ← (MBR)

10/10/2001 Copyright Teemu Kerola 2001 4

## What is Control <sup>(2)</sup>

- So far, we have shown what happens inside CPU
  - execution of instructions
    - opcodes, addressing modes, registers
    - I/O & memory interface, interrupts
- Now, we show how CPU controls these things that happen
  - how to control what gate or circuit should do at any given time
    - control wires transmit control signals
    - control unit decides values for those signals

10/10/2001 Copyright Teemu Kerola 2001 2

## Instruction Fetch Micro-ops <sup>(3)</sup>

- 4 micro-ops
  - can not change order
  - s2 must be done after s1
  - s3 can be done simultaneously with s2
  - s4 can be done with s3, but must be done after s2

⇒ Need 3 ticks:

t1: MAR ← (PC), READ  
t2: MBR ← (mem)  
t3: IR ← (MBR)

s1: MAR ← (PC), READ  
s2: MBR ← (mem)  
s3: PC ← (PC) + 1  
s4: IR ← (MBR)

implicit

Assume: mem read in one cycle

10/10/2001 Copyright Teemu Kerola 2001 5

## Micro-operations <sup>(2)</sup> (mikro-operaatio)

- Basic operations on which more complex instructions are built Fig. 14.1
  - each execution phase (e.g., fetch) consists of one or more sequential micro-ops
  - each micro-op executed in one clock cycle in some subsection of the processor circuitry
  - each micro-op specifies what happens in some area of cpu circuitry
  - cycle time determined by the longest micro-op!
- Micro-ops for (different) instructions can be executed simultaneously
  - non-conflicting, independent areas of circuitry

10/10/2001 Copyright Teemu Kerola 2001 3

## Micro-op Grouping

- Must have proper sequence
  - t1: MAR ← (PC)  
t2: MBR ← (mem)
- No conflicts
  - no write to/read from with same register (set?) at the same time
  - each circuitry can be used by only one micro-op at a time
    - E.g., ALU

t2: MBR ← (mem)  
t3: IR ← (MBR)

t2: PC ← (PC) + 1  
t3: R1 ← (R1) + (MBR)

10/10/2001 Copyright Teemu Kerola 2001 6

### Micro-op Types <sup>(4)</sup>

- Transfer data from one reg to another
- Transfer data from reg to external area
  - memory
  - I/O
- Transfer data from external to register
- ALU or logical operation between registers

10/10/2001 Copyright Teemu Kerola 2001 7

### Execute Cycle <sup>(3)</sup>

- Different for each op-code

<p>ADD R1, X</p> <p>ADD R1, R2, R3</p> <p>JMP LOOP</p> <p>BZER R1, LOOP</p>	<p>t1: MAR ← (IR<sub>address</sub>) t2: MBR ← (memory) t3: R1 ← (R1) + (MBR)</p> <p>t1: R1 ← (R2) + (R3)</p> <p>t1: PC ← (IR<sub>address</sub>)</p> <p>t1: if ((R1)=0) then PC ← (IR<sub>address</sub>)</p>
---	---

10/10/2001 Copyright Teemu Kerola 2001 10

### Indirect Cycle

- Instruction contains indirect address of an operand, instead of direct operand address

IR: opcode | reg | addr

10/10/2001 Copyright Teemu Kerola 2001 8

### Execute Cycle (contd) <sup>(1)</sup>

BSA MySub  
MySub: DC LOAD ...  
.....  
RET MySub

t1: MAR ← (IR<sub>address</sub>)  
t2: MBR ← (PC)  
t3: PC ← (PC) + 1

t1: PC ← (IR<sub>address</sub>)  
memory ← (MBR)  
t3: PC ← (PC) + 1

10/10/2001 Copyright Teemu Kerola 2001 11

### Interrupt Cycle

- After execution cycle test for interrupts
- If interrupt bits on, then
  - save PC to memory
  - jump to interrupt handler
  - or, find out first correct handler for this type of interrupt and then jump to that (need more micro-ops)
  - context saved by interrupt handler

<p>t1: MBR ← (PC)</p> <p>t2: MAR ← save-address PC ← routine-address</p> <p>t3: mem ← (MBR)</p>	<p>implicit - just wait?</p>
---	------------------------------

10/10/2001 Copyright Teemu Kerola 2001 9

### Instruction Cycle <sup>(3)</sup>

- Decomposed to micro-ops
- State machine for processor
  - state: execution phase Fig. 14.3
  - sub-state: current group of micro-ops
- In each sub-state the control signals have specific values dependent
  - on that sub-state
  - on IR register fields and flags Fig. 14.4
    - including control signals from the bus
    - including values (flags) produced by previous sub-state

10/10/2001 Copyright Teemu Kerola 2001 12

### Control State Machine (2)

- Each state defines current control signal values Control execution
  - determines what happens in next clock cycle
- Current state and current register/flag values determine next state Control sequencing

10/10/2001

Copyright Teemu Kerola 2001

13

### Example: Intel 8085 (5)

- Introduced 1976 Fig. 14.7
- 3, 5, or 6 MHz, no cache
- 8 bit data bus, 16 bit address bus
  - multiplexed
- One 8-bit accumulator

LDA MyNumber	opcode	address	3 bytes
	0x3A	0x10A5	
OUT #2	opcode	port	2 bytes
	0x2B	0x02	

10/10/2001

Copyright Teemu Kerola 2001

16

### Control Signal Types (3)

- Control data flow from one register to another
- Control signals to ALU
  - ALU does also all logical ops
- Control signals to memory or I/O devices
  - via control bus

10/10/2001

Copyright Teemu Kerola 2001

14

### Example: i8085 (6)

- Instead of complex data path all data transfers within CPU go via internal bus Fig. 14.7
  - may not be good approach for superscalar pipelined processor - bus should not be bottleneck
- External signals Table 14.2
- Each instruction is 1-5 machine cycles
  - one external bus access per machine cycle
- Each machine cycle is 3-5 states
- Each state is one clock cycle
- Example: OUT instruction Fig. 14.9

10/10/2001

Copyright Teemu Kerola 2001

17

### Control Signal Example (4)


- Accumulator architecture Fig. 14.5
- Control signals for given micro-ops cause micro-ops to be executed Table 14.1
  - setting  $C_2$  makes value stored in PC to be copied to MAR in next clock cycle
    - $C_2$  controls Input Data Strobe for MAR (see Fig. A.30 for register circuit)
  - setting  $C_R$  &  $C_5$  makes memory perform a READ and value in data bus copied to MBR in next clock cycle

10/10/2001

Copyright Teemu Kerola 2001

15


### Hardwired Control Logic Implementation (3)



10/10/2001

Copyright Teemu Kerola 2001


18



### Hardwired Control Logic <sup>(3)</sup>

- Circuitry becomes very big and complex very soon
  - may be unnecessarily slow
  - simpler is smaller, and thus faster
- Many lines (states) exactly or almost similar
- Have methods to find similar lines (states) and combine them
  - not simple
  - save space, may lose in speed

Copyright Teemu Kerola 2001



-- End of Chapter 14: Hardwired Control --

HP 9100 Calculator (1968), 20 kg,  
\$5000, 16 regs (data or 14 instructions/reg),  
32Kb ROM, 2208 bit RAM magnetic core memory

Hardwired Control Logic board <http://www.hpmuseum.org/9100cl.jpg>

Copyright Teemu Kerola 2001

### Logic Equations

Next state from current state	Alternatively, prior state & condition
– State 0 -> State 1	S4, S5, S7, S8, S9, S11 -> State 0
– State 1 -> S2, S6, S8, S10	_____ -> State 1
– State 2 -> _____	_____ -> State 2
– State 3 -> _____	_____ -> State 3
– State 4 -> State 0	_____ -> State 4
– State 5 -> State 0	State 2 & op = SW -> State 5
– State 6 -> State 7	_____ -> State 6
– State 7 -> State 0	State 6 -> State 7
– State 8 -> State 0	_____ -> State 8
– State 9 -> State 0	State 3 & op = JMP -> State 9
– State 10 -> State 11	_____ -> State 10
– State 11 -> State 0	State 10 -> State 11

Copyright Teemu Kerola 2001