Memory Management
(*Muistinhallinta*)

Ch 8.3-8.6 [Sta10]

(Virtual) Memory management

Hardware and software support

Example: Pentium & ARM
Teemu’s Cheesecake

Register, on-chip cache, memory, disk, and tape speeds relative to times locating cheese for the cheese cake you are baking...

- **hand**: 0.5 sec (register)
- **table**: 1 sec (cache)
- **refrigerator**: 10 sec (memory)
- **moon**: 12 days (disk)
- **Europa (Jupiter)**: 4 years (tape)
Virtual Memory (*virtuaalimuisti*)

- **Problem:** How can I make my (main) memory as big as my disk drive?
- **Answer:** Virtual memory

  - keep only most probably referenced data in memory, and rest of it in disk
    - disk is much bigger and slower than memory
    - address in machine instruction may be different than memory address
    - need to have efficient address mapping
    - most of references are for data in memory
  - joint solution with HW & SW
Other Problems Often Solved with VM

- If you want to have many processes in memory at the same time, how do you keep track of memory usage?

- How do you prevent one process from touching another process’ memory areas?

- What if a process needs more memory than physically available?
Memory Management Problem

How much memory for each process?
- Is it fixed amount during the process run time or can it vary during the run time?

Where should that memory be?
- In a continuous or discontinuous area?
- Is the location the same during the run time or can it vary dynamically during the run time?

How is that memory managed?

How is that memory referenced?
Partitioning

How much physical memory for each process?

Static (fixed) partitioning (*kiinteät partitiot, kiinteää ositus*)
- Amount of physical memory determined at process creation time
- Continuous memory allocation for partition

Dynamic partitioning (*dynaamiset partitiot*)
- Amount of physical memory given to a process varies in time
  - Due to process requirements (of this process)
  - Due to system (i.e., other processes) requirements
Static Partitioning

- Equal size - give everybody the same amount
  - Fixed size - big enough for everybody
    - too much for most
  - Need more? Can not run!

- Unequal size
  - Sizes predetermined
  - Can not combine

- Variable size
  - Size determined at process creation time
Dynamic Partitioning

- Process must be able to run with varying amounts of main memory
  - all of memory space is not in physical memory
  - need some minimum amount of memory

- New process?
  - If necessary reduce amount of memory for some (lower priority) processes

- Not enough memory for some process?
  - reduce amount of memory for some (lower priority) processes
  - kick (swap) out some (lower priority) process
Fragmentation (*pirstoutuminen*)

- **Internal fragmentation** (*sisäinen pirstoutuminen*)
  - unused memory inside allocated block
  - e.g., equal size fixed memory partitions

- **External fragmentation** (*ulkoinen pirstoutuminen*)
  - enough free memory, but it is splintered as many un-allocatable blocks
  - e.g., unequal size partitions or dynamic fixed size (variable size) memory partitions
Address Mapping (osoitteen muunnos)

Pascal, Java:
while (....)
    X := Y + Z;

Symbolic Assembly Language:
loop:
    LOAD   R1, Y
    ADD    R1, Z
    STORE  R1, X

(Textual) machine language:
1312:
    LOAD   R1, 2510
    ADD    R1, 2514
    STORE  R1, 2600

(addresses relative to 0)

compiler

compiler

program load time, or
program run time

Execution time:
101312:
    LOAD   R1, 102510
    ADD    R1, 102514
    ADD    R1, 102600

(real, physical memory addresses)
Address Mapping

1312: LOAD R1, 2510

Execution time:

101312: LOAD R1, 102510 or LOAD R1, 2510

- Want: R1 ← Mem[102510] or Mem[2510]?
- Who makes the mapping? When?

logical address

+100000?

physical address (constant?)
Address Mapping, address translation

- At program load time
  - Loader (*lataaja*)
  - Static address binding (*staattinen osoitteiden sidonta*)

- At program execution time
  - CPU
  - With every instruction
  - Dynamic address binding (*dynaaminen osoitteiden sidonta*)
  - Swapping (*heitto vaihto*)
  - Virtual memory
Virtual Memory Implementation

- **Methods**
  - Base and limit registers (*kanta- ja rajarekisterit*)
  - Segmentation (*segmentointi*)
  - **Paging** (*sivutus*)
  - Segmented paging, multilevel paging

- **Hardware support**
  - MMU - Memory Management Unit
    - Part of processor
    - Varies with different methods
  - Sets limits on what types of virtual memory (methods) can be implemented using this HW
Base and Limit Registers

- Continuous memory partitions
  - One or more (4?) per process
  - May have separate base and limit registers
    - Code, data, shared data, etc
    - By default, or given explicitly in each mem. ref.

- BASE and LIMIT registers in MMU
  - All addresses logical in machine instructions
  - Exec. time address mapping for address (x):
    - Check: $0 \leq x < \text{LIMIT}$
    - Physical address: $\text{BASE} + x$

see Comp. Org I
Virtual memory

- Only needed reserved areas (chunks) in the memory, no need to be contiguous
  - Demand paging (\textit{tarvenouto})

- Chunk size?
  - Fixed size = Paging
  - Variable size = Segmentation
  - Combined = Paged segments, multilevel paging

- OS bookkeeping (\textit{KJ kirjanpito})
  - Page frame table (\textit{sivutilataulu, sivukehystaulu})
    - Which page frames are free, which are occupied
  - Each process has its own page table (\textit{sivutaulu})
    - Is this page in memory or on disk? -- ”presence-bit”
    - In memory, which page frame contains this page?
    - Other control? Bits: Modified, Referenced
Virtual Memory: Paging (sivutus)

Load A

Main memory

Process A
Page 0
Page 1
Page 2
Page 3

Free frame list
13
14
15
18
20

OS loads process A from disk

Program: pages
Memory: frames

Process A in main memory

Program:

OS loads process A from disk

Load A

Main memory

Process A
Page 0
Page 1
Page 2
Page 3

Free frame list
13
14
15
18
20

Free frame list
13
14
15
18
20

Process A page table
18
13
14
15

Page 0 of A
Page 1 of A
Page 2 of A
Page 3 of A

Page 1 of A
Page 2 of A
Page 3 of A
Page 0 of A

In use
In use
In use
In use

In use
In use
In use
In use

(Insta10 Fig 8.15)
Address Mapping with Paging VM

(Sivuttavan virtuaalimuistin osoitteenmuunnos)

(Sta10 Fig 8.16)
Paged Address Translation

Virtual address

Page table

Access type

Page table register

Check for valid entry

Valid entry

Access rights

Page frame

Physical address

Check access rights

r ∈ {rw}

Check for valid entry

Valid entry

Access rights

Page frame

Physical address

Page table

Access type

Page table

Check access rights

r ∈ {rw}

(virt. mem. used to solve memory protection problem)
Page Fault

Page fault interrupt
- Stop execution
- Initiate reading page 1 from disk
- Schedule next process to run
- I/O interrupt
- Page 1 read, update page table
- Make orig. process ready-to-run

Check for valid entry: not valid!

Check access rights: r ∈ {rw}

Virtual address: 1 30
Access type: r

Page table:
- 0: rwx 65
- 1: rw 14
- 2: rw 55
- ....

Physical address: 14 30

Schedule orig. process again, at the same instruction
Virtual memory: Translation Lookaside Buffer (TLB) (osoitteemuuunnospuskuri)

- Address translation for each memory reference, at least once for each instruction

- Page table elements in memory = extra memory access?
  - Too slow!

- Solution
  - Principle of locality! Page table element referenced soon again
  - Store recently used page table elements (of this process) in TLB on CPU’s memory management unit

- TLB, translation lookaside buffer
  - Just like cache
  - Fast set of registers (Pentium: 32 registers)
  - Associative search
  - Hit ratio (Osumatodennäköisyys) 99.9% ? (Almost always!)
Example: Direct Mapped 16-entry TLB

<table>
<thead>
<tr>
<th>tag offset</th>
<th>page offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>28</td>
<td>32</td>
</tr>
</tbody>
</table>

ReadW $I2, 0xAB00C7DA 046

Physical address 0x00B6C8E6 046

Correct address mapping found

Match

$00B6C8E6$
Translation Lookaside Buffer (TLB)

- “Hit” on TLB?
  - address translation is in TLB - real fast

- “Miss” on TLB?
  - must read page table entry from memory
  - takes time – not much, just a memory reference
    - Entry might be in cache!
  - cpu waits idle until it is done

- Just like normal cache, but for address mapping
  - implemented just like cache
  - instead of cache line data have physical address
  - split TLB? 1 or 2 levels?
TLB Miss and Page Fault

(TLB huti ja Sivunpuutos-keskeytys)

Process switch (minimum 2)

(Sta10 Fig 8.18)
Virtual Memory Support Ops

- Hardware support: MMU and its special registers
  - PTR (page table register)
    - Physical start address of process page table (copied from PCB – process control block)
  - TLB (translation lookaside buffer)
    - Caches page table entries from earlier address mappings
  - “Page fault” – interrupt
  - Updating reference and modified bits

- Process switch
  - PTR register ← Physical start address of process page table
  - Invalidate old TLB content (it is usually process specific)
    - Each location has valid bit
    - Changed elements back to memory ("cache block")
TLB and Cache

Page table entry can be found from cache!

(Sta10 Fig 8.19)
### TLB vs. Cache

#### TLB Miss
- CPU waits idling
- HW implementation
- Invisible to process
- Data is copied from memory to TLB
  - from page table data
  - from cache?
- Delay 4 (or 2 or 8?) clock cycles

#### Cache Miss
- CPU waits idling
- HW implementation
- Invisible to process
- Data is copied from memory to cache
  - from page data
- Delay 4 (or 2 or 8?) clock cycles
**TLB Misses vs. Page Faults**

**TLB Miss**
- CPU waits idling
- HW implementation
- Data is copied from memory to TLB (or from cache)
- Delay 1-8 (?) clock cycles

**Page Fault**
- Process is suspended and cpu executes some other processes
- SW implementation
- Data is copied from disk to memory
- Delay 10-30 ms(?)
Inverted page table (käänteinen sivutaulu)

- Just one shared inverted page table
- MMU: PTR (page table reg), PidR (process id register), TLB

(Virtual Address

<table>
<thead>
<tr>
<th>Page #</th>
<th>Offset</th>
</tr>
</thead>
</table>

Correct page of current process?

(sta10 Fig 8.17)

~ PowerPC
~ UltraSPARC
~ IA-64
Hierarchical page table
(\textit{monitasoinen sivutaulu})

- Several systems allow large virtual address space
- Page table split to pages, some of it on the disk
- Top level of page table fits to one page, always in memory

\begin{center}
\begin{tikzpicture}
\node (root) {4-kbyte root page table};
\node[below of=root,align=center] (table) {1 K items (= 1024 = 2^{10})};
\node[below of=table,align=center] (user) {4-Mbyte user page table (in virtual memory)};
\node[below of=user,align=center] (space) {4-Gbyte user address space};
\node[below of=space,align=center] (Fig) {Fig 8.4};
\node[below of=Fig,align=center] (sta) {(Sta09 - OS)};
\end{tikzpicture}
\end{center}

32-bits address

\begin{center}
\begin{tabular}{ccc}
\hline
\textbf{Dir} & \textbf{Page} & \textbf{Offset} \\
10 & 10 & 12 \\
\hline
\end{tabular}
\end{center}

\begin{itemize}
\item \(1K \times 1K = 1M\) items
\end{itemize}
Virtual Memory Policies

- **Fetch policy** (*noutopolitiikka*)
  - demand paging: fetch page only when needed 1st time
  - working set: keep all needed pages in memory
  - prefetch: guess and start fetch early

- **Placement policy** (*sijoituspolitiikka*)
  - any frame for paged VM

- **Replacement policy** (*poistopolitiikka*)
  - local, consider pages just for this process for replacement
  - global, consider also pages for all other processes
  - dirty pages must be written to disk (*likaiset, muutetut sivut*)
Virtual Memory Example

Pentium (IA-32)
Pentium support for memory management

- Unsegmented unpaged, max $2^{32} = 4$ GB
  - Virtual address = physical address
  - Efficient $\Rightarrow$ feasible in real-time systems

- Unsegmented paged (Sivuttava), max 4 GB
  - Linear address space (*lineaarinen osoiteavaruus*)
  - Page and frame size: 4KB or 4MB
  - Protection frame based

- Segmented unpaged (Segmentoiva), max $2^{48} = 64$ TB
  - Several segments $\Rightarrow$ several linear memory spaces
  - Protection segment based

- Segmented paged (Sivuttava segmentointi), max 64 TB
  - Memory management using pages and page frames
  - Protection segment based
If Paging=Enabled, use page tables
else linear address = physical address (e.g., OS Devide drivers?)
• Control registers (see further in the text book)
## Pentium: Segment Descriptor *(segmenttikuvaaja)*

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Base</strong></td>
<td>Defines the starting address of the segment within the 4-Byte linear address space.</td>
</tr>
<tr>
<td><strong>D/B bit</strong></td>
<td>In a code segment, this is the D bit and indicates whether operands and addressing modes are 16 or 32 bits.</td>
</tr>
<tr>
<td><strong>Descriptor Privilege Level (DPL)</strong></td>
<td>Specifies the privilege level of the segment referred to by this segment descriptor.</td>
</tr>
<tr>
<td><strong>Granularity bit (G)</strong></td>
<td>Indicates whether the Limit field is to be interpreted in units by one byte or 4 KBytes.</td>
</tr>
<tr>
<td><strong>Limit</strong></td>
<td>Defines the size of the segment. The processor interprets the limit field in one of two ways, depending on the granularity bit: in units of one byte, up to a segment size limit of 1 MByte, or in units of 4 KBytes, up to a segment size limit of 4 GBytes.</td>
</tr>
<tr>
<td><strong>S bit</strong></td>
<td>Determines whether a given segment is a system segment or a code or data segment.</td>
</tr>
<tr>
<td><strong>Segment Present bit (P)</strong></td>
<td>Used for nonpaged systems. It indicates whether the segment is present in main memory. For paged systems, this bit is always set to 1.</td>
</tr>
<tr>
<td><strong>Type</strong></td>
<td>Distinguishes between various kinds of segments and indicates the access attributes.</td>
</tr>
</tbody>
</table>

*(Sta10 Table 8.5)*
### Pentium: Page Table (sivutaulu)

<table>
<thead>
<tr>
<th><strong>Page Directory Entry and Page Table Entry</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Accessed bit (A)</strong></td>
</tr>
<tr>
<td>This bit is set to 1 by the processor in both levels of page tables when a read or write operation to the corresponding page occurs.</td>
</tr>
<tr>
<td><strong>Dirty bit (D)</strong></td>
</tr>
<tr>
<td>This bit is set to 1 by the processor when a write operation to the corresponding page occurs.</td>
</tr>
<tr>
<td><strong>Page Frame Address</strong></td>
</tr>
<tr>
<td>Provides the physical address of the page in memory if the present bit is set. Since page frames are aligned on 4K boundaries, the bottom 12 bits are 0, and only the top 20 bits are included in the entry. In a page directory, the address is that of a page table.</td>
</tr>
<tr>
<td><strong>Page Cache Disable bit (PCD)</strong></td>
</tr>
<tr>
<td>Indicates whether data from page may be cached.</td>
</tr>
<tr>
<td><strong>Page Size bit (PS)</strong></td>
</tr>
<tr>
<td>Indicates whether page size is 4 KByte or 4 MByte.</td>
</tr>
<tr>
<td><strong>Page Write Through bit (PWT)</strong></td>
</tr>
<tr>
<td>Indicates whether write-through or write-back caching policy will be used for data in the corresponding page.</td>
</tr>
<tr>
<td><strong>Present bit (P)</strong></td>
</tr>
<tr>
<td>Indicates whether the page table or page is in main memory.</td>
</tr>
<tr>
<td><strong>Read/Write bit (RW)</strong></td>
</tr>
<tr>
<td>For user-level pages, indicates whether the page is read-only access or read/write access for user-level programs.</td>
</tr>
<tr>
<td><strong>User/Supervisor bit (US)</strong></td>
</tr>
<tr>
<td>Indicates whether the page is available only to the operating system (supervisor level) or is available to both operating system and applications (user level).</td>
</tr>
</tbody>
</table>

*(Sta10 Table 8.5)*
Virtual Memory Example

ARM
ARM Memory System Overview

Memory Management Unit (MMU)

- Access control hardware
- Access bits, domain
- TLB
- Virtual address
- Access bits, domain
- Virtual memory translation hardware
- Physical address
- Physical address

Abort

ARM core
- Virtual address
- Cache and write buffer

Control bits
- Physical address

Cache line fetch hardware

Main memory

(Sta10 Fig 8.22)
ARM Virtual Memory Address Translation for Small Pages - Diagram

- Single L1 page table
  - 4K 32-bit entries
  - Each L1 entry points to L2 page table
- Each L2 page table
  - 256 32-bit entries
  - Each L2 entry points to page in main memory
- 32-bit virtual address
  - 12 bit - L1
  - 8 bit - L2
  - 12 bit - offset (=page index)

(Sta10 Fig 8.23)
ARMv6 Memory Management Formats

Second level page table:
- Large page entry replicated 16 times
- Mix of small and large pages allowed

(Sta10 Fig 8.24)
Hennessy-Patterson: Computer Architecture, Fig 5.47 Alpha AXP

**Instr. TLB**
- fully associative
- 12 entries

**Instr. CACHE**
- direct mapped
- 8 KB
- 256 lines (a’32B)

**Data TLB**
- fully associative
- 32 entries

**Data CACHE**
- direct mapped
- 8 KB
- 256 lines

**Unified Level 2 CACHE**
- 2 MB
- 64K lines (a’32B)
- direct mapped
- write-back

**Main Memory**

**Disk**
Virtual Memory Summary

- How to partition physical memory for processes?
  - Fixed partitions (various methods)
  - Dynamic partitions: segments, pages

- Paged virtual memory
  - Multilevel page tables

- How to translate addresses?
  - TBL, multi-level TLB

- How does TBL work with cache?

- Examples: Intel & ARM
Review Questions

- What hardware support is needed for virtual memory implementation?
- Differences of paging and segmentation?
- Why to combine paging and segmentation?
- Relationship of TLB and cache?
  - similarities, differences?