[Warning: I am not the make maintainer; I just lurk on bug-make]
> $(obj)/sm_tbl_%: $(obj)/gentbl
> $<
> obj was set to "." /usr/src/linux/Rules.make, which was included
> earlier in the Makefile.
> Until the make bug is fixed, I have worked around the problem
> by replacing the rule with:
> $(obj)/sm_tbl_%: $(obj)/gentbl
> PATH=$(obj):$$PATH $<
That looks like an excessively complicated workaround. Why not just
$(obj)/sm_tbl_%: $(obj)/gentbl
$(obj)/gentbl
?
I'm not sure this is really a bug either. It is a Good Thing that make
tries to normalize the names of targets and dependencies internally,
lest the build may be incomplete or redundant if make does not realize
that foo.bar and ./foo.bar is the same file. It is quite reasonable
for $< to unfold to the *canonical* name of the file in question, I
think.
If one absolutely wants the command to use the exact form of the
dependency that's used in the dependency list, it's easy to simply
reproduce that form, replacing the % by $*
--
Henning Makholm "You are in a little twisting
maze of passages, all different"
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/