Re: [PATCH][2.5][RFT] sfence wmb for K7,P3,VIAC3-2(?)

Andi Kleen (ak@suse.de)
01 Apr 2003 12:11:00 +0200


On Tue, 2003-04-01 at 10:22, Zwane Mwaikambo wrote:
> On Tue, 1 Apr 2003, Zwane Mwaikambo wrote:
>
> > +config X86_SSE
> > + bool
> > + depends on MK7 || MPENTIUMIII || MVIAC3_2
> > + default y
> > +
>
> Bad option to flag against as pointed out by someone, seeing as K7
> implimented half the SSE instructions.

SSE2 != SSE1. K7 has SSE1, like the Pentium 3.

X86_SSE is SSE1

sfence is part of SSE2. That's X86_SSE2

-Andi

-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/