




Digital logic

Stallings: Appendix B

- n Boolean Algebra
- n Combinational Circuits
- n Simplification
- n Sequential Circuits





Boolean Algebra



Boolean Algebra

n George Boole

- u ideas 1854

n Claude Shannon

- u apply to circuit design, 1938
- u "father of information theory"



(piirisuunnittelu)

Topics:

n Describe digital circuitry function

- u programming language?

n Optimise given circuitry

- u use algebra (Boolean algebra) to manipulate (Boolean) expressions into simpler expressions



Boolean Algebra

n Variables: A, B, C

n Values: TRUE (1), FALSE (0)

n Basic logical operations:

u binary: AND (·)

$$A \bullet B = AB$$

ja, tulo,

OR (+)

$$B + C$$

tai, yhteenlasku,

u unary: NOT ($\bar{\quad}$)

$$\bar{A}$$

ei negaatio

n Composite operations, equations

u precedence: NOT, AND, OR

u parenthesis

$$D = A + \bar{B} \bullet C = A + ((\bar{B})C)$$



Boolean Algebra

n Other operations

u NAND

$$A \text{ NAND } B = \text{NOT } (A \text{ AND } B) = \overline{AB}$$

u NOR

$$A \text{ NOR } B = \text{NOT } (A \text{ OR } B) = \overline{A + B}$$

n Truth tables

u What is the result of the operation?

Boolean Operators

P	Q	NOT P	P AND Q	P OR Q	P XOR Q	P NAND Q	P NOR Q
0	0	1	0	0	0	1	1
0	1	1	0	1	1	1	0
1	0	0	0	1	1	1	0
1	1	0	1	1	0	0	0

(Sta06 Table B.1)



Postulates and Identities


- n How can I manipulate expressions?
 - u Simple set of rules?

Basic Postulates		
$A \cdot B = B \cdot A$	$A + B = B + A$	Commutative Laws
$A \cdot (B + C) = (A \cdot B) + (A \cdot C)$	$A + (B \cdot C) = (A + B) \cdot (A + C)$	Distributive Laws
$1 \cdot A = A$	$0 + A = A$	Identity Elements
$A \cdot \bar{A} = 0$	$A + \bar{A} = 1$	Inverse Elements
Other Identities		
$0 \cdot A = 0$	$1 + A = 1$	
$A \cdot A = A$	$A + A = A$	
$A \cdot (B \cdot C) = (A \cdot B) \cdot C$	$A + (B + C) = (A + B) + C$	Associative Laws
$\overline{\overline{A} \cdot \overline{B}} = \overline{\overline{A}} + \overline{\overline{B}}$	$\overline{\overline{A + B}} = \overline{\overline{A}} \cdot \overline{\overline{B}}$	DeMorgan's Theorem

(Sta06 Table B.2)



Gates (veräjät / portit)



- n Implement basic Boolean algebra operations
- n Fundamental building blocks
 - u 1 or 3 inputs, 1 output
- n Combine to build more complex circuits
 - u memory, adder, multiplier, ...
- n Gate delay
 - u change inputs, after gate delay new output available
 - u 1 ns? 10 ns? 0.1 ns?

yhteenlaskupiiri,
kertolaskupiiri

<http://tech-www.informatik.uni-hamburg.de/applets/cmos/cmosdemo.html> (extra material)

Sta06 Fig B.1




Functionally Complete Set

funktionaalisesti
täydellinen joukko

- n Can build all basic gates (AND, OR, NOT) from a smaller set of gates
 - u With AND, NOT
 - u With OR, NOT
 - u With NAND alone
 - u With NOR alone

$$A + B = \overline{\overline{A} \bullet \overline{B}}$$



Sta06 Fig B.2, B.3



Combinational Circuits

yhdistelmäpiirit

- n **Interconnected set of gates**
 - u m inputs, n outputs
 - u change inputs, wait for gate delays, new outputs
- n **Each output**
 - u depends on combination of input signals
 - u can be expressed as Boolean function of inputs
- n **Function can be described in three ways**
 - u with Boolean equations (one equation for each output)
 - u with truth table
 - u with graphical symbols for gates and wires



Describing the Circuit

n Boolean equations

$$F = \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C}$$

n Truth table

<----- inputs ----->			<- output ->
A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

(Sta06 Table B.3)

n Graphical symbols

Sta06 Fig B.4



Tietokoneen rakenne

Simplification

Piirin yksinkertaistaminen



Simplify Presentation (and Implementation)

n Boolean equations

Sta06 Table B.3

- u Sum of products form (SOP)

Sta06 Fig B.4

$$F = \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C}$$

- u Product of sums form (POS)

$$F = (A + B + C) \cdot (A + B + \overline{C}) \cdot (\overline{A} + B + C) \cdot (\overline{A} + B + \overline{C}) \cdot (\overline{A} + \overline{B} + \overline{C})$$

Boolean algebra

Sta06 Fig B.5

n Which presentation is better?

- u Fewer gates? Smaller area on chip?
- u Smaller circuit delay? Faster?



Algebraic Simplification

- n Circuits become too large to handle?
- n Use basic identities to simplify Boolean expressions

$$\begin{aligned} F &= \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}\overline{C} \\ &= \overline{A}B + B\overline{C} = B(\overline{A} + \overline{C}) \end{aligned}$$

Sta06 Fig B.4

Sta06 Fig B.6


- n May be difficult to do
- n How to do it automatically?
- n Build a program to do it "best"?

$$\begin{aligned} f &= \overline{a}b\overline{c}d + \overline{a}bcd + a\overline{b}\overline{c}d + a\overline{b}cd \\ &+ ab\overline{c}d + abcd + a\overline{b}cd + a\overline{b}\overline{c}d \end{aligned}$$




Karnaugh Map

- n Represent Boolean function (i.e., circuit) truth table in another way
 - u Use canonical form: each term has each variable once
 - u Use SOP presentation
- n Karnaugh map squares
 - u Each square is one product (input value combination)
 - u Value is one (1) iff the product is present
o/w value is "empty"




(Sta06 Fig B.7)

(a) $F = A\bar{B} + \bar{A}B$




(b) $F = \bar{A}B\bar{C} + \bar{A}BC + ABC\bar{C}$



Karnaugh Map

- u Adjacent squares differ only in one input value (wrap around)

- u Square for input combination $\bar{A}\bar{B}CD = 1001$



(Sta06 Fig B.7)




Karnaugh Map Simplification

n If adjacent squares have value 1, input values differ only in one variable

n Value of that variable is irrelevant (when all other input variables are fixed for those squares)

n Can ignore that variable for those expressions

$$\dots + \bar{A}B\bar{C}D + \bar{A}BCD + \dots \text{ ignore } \check{C} \dots + \bar{A}BD + \dots$$



Using Karnaugh Maps to Minimize Boolean Functions (8)

Original function

$$f = \bar{a}\bar{b}cd + \bar{a}bcd + a\bar{b}\bar{c}\bar{d} + ab\bar{c}\bar{d} + abcd + abc\bar{d} + a\bar{b}cd + a\bar{b}c\bar{d}$$

Canonical form (already OK)


Karnaugh Map

Find smallest number of circles, each with largest number (2^i) of 1's

- can wrap-around

Select parameter combinations corresponding to the circles

Get reduced function $f = bd + ac + ab$





Impossible Input Variable Combinations

- n What if some input combinations can never occur?
 - u Mark them "don't care", "d"
 - u treat them as 0 or 1, whichever is best for you
 - u more room to optimize

	cd			
	00	01	11	10
00	d			
01		1	1	
11	1	1	1	1
10	d	d	1	1


Treat as 0

Treat as 1

$f = bd + a$



Example: Circuit to add 1 (mod 10) to 4-bit BCD decimal number ⁽³⁾



n Truth table?

n Karnaugh maps for W, X, Y and Z?



Example cont.: Truth Table


Truth Table for the One-Digit Packed Decimal Incrementer

Number	Input				Number	Output			
	A	B	C	D		W	X	Y	Z
0	0	0	0	0	1	0	0	0	1
1	0	0	0	1	2	0	0	1	0
2	0	0	1	0	3	0	0	1	1
3	0	0	1	1	4	0	1	0	0
4	0	1	0	0	5	0	1	0	1
5	0	1	0	1	6	0	1	1	0
6	0	1	1	0	7	0	1	1	1
7	0	1	1	1	8	1	0	0	0
8	1	0	0	0	9	1	0	0	1
9	1	0	0	1	0	0	0	0	0
Don't care con- dition	1	0	1	0		d	d	d	d
	1	0	1	1		d	d	d	d
	1	1	0	0		d	d	d	d
	1	1	0	1		d	d	d	d
	1	1	1	0		d	d	d	d
	1	1	1	1		d	d	d	d


(Sta06 Table B.4)




Example cont: Karnaugh Map




(a) $W = A\bar{D} + \bar{A}BCD$



(b) $X = B\bar{D} + B\bar{C} + BCD$




(c) $Y = \bar{A}\bar{C}D + \bar{A}C\bar{D}$



(d) $Z = \bar{D}$

(Sta06 Fig B.10)



Other Methods to simplify Boolean expressions

n Why?

- u Karnaugh maps become complex with 6 input variables

n Quine-McKluskey method

- u Tabular method
- u Automatically suitable for programming

n Luque Method

- u Based on dividing circle in different ways
- u Can be fractally expanded to infinitely many variables

n Interesting, but not part of this course

n Details skipped



Basic

Combinatorial Circuits

Building blocks for more complex circuits

- u Multiplexer
- u Encoders/decoder
- u Read-Only-Memory
- u Adder



Multiplexers

- n Select one of many possible inputs to output
 - u black box Sta06 Fig B.12
 - u truth table Sta06 Table B.7
 - u implementation Sta06 Fig B.13


- n Each input/output "line" can be many parallel lines
 - u select one of three 16 bit values
 - § $C_{0..15}$, $IR_{0..15}$, $ALU_{0..15}$
 - u simple extension to one line selection Sta06 Fig B.14
 - § lots of wires, plenty of gates ...



Encoders/Decoders

- n Only one of many Encoder input or Decoder output lines can be 1
- n Encode that line number as output
 - u hopefully less pins (wires) needed this way
 - u optimise for space, not for time
 - u Example:
 - § encode 8 input wires with 3 output pins
 - § route 3 wires around the board
 - § decode 3 wires back to 8 wires at target

Sta06 Fig B.15





Read-Only-Memory (ROM) (5)

- n Given input values, get output value
 - u Like multiplexer, but with fixed data
- n Consider input as address, output as contents of memory location
- n Example
 - u Truth tables for a ROM Sta06 Table B.8
 - § 64 bit ROM
 - § 16 words, each 4 bits wide


Mem (7) = 4

Mem (11) = 14
 - u Implementation with decoder & or gates Sta06 Fig B.20



Adders

1-bit adder



1-bit adder with carry



Implementation

Sta06 Table B.9, Fig B.22

Build a 4-bit adder from four 1-bit adders

Sta06 Fig B.21



Sequential Circuits

sarjalliset
piirit

- u Flip-Flop
- u S-R Latch
- u Registers
- u Counters




Sequential Circuit (sarjallinen piiri)


- n Circuit has (modifiable) internal state
 - u remembers its previous state
- n Output of circuit depends (also) on internal state
 - u not only from current inputs
 - u output = $f_o(\text{input}, \text{state})$
 - u new state = $f_s(\text{input}, \text{state})$
- n Circuits needed for
 - u processor control
 - u registers
 - u memory




Flip-Flop (kiikku)

- n 2 states for Q (0 or 1, true or false)
- n 2 outputs
 - u complement values
 - u both always available on different pins
- n Need to be able to change the state (Q)






S-R Flip-Flop or S-R Latch



S = “SET” = “Write 1” = “set S=1 for a short time”

R = “RESET” = “Write 0” = “set R=1 for a short time”

nor (0, 0) = 1
nor (0, 1) = 0
nor (1, 0) = 0
nor (1, 1) = 0





S-R Latch Stable States (4)

- n 1 bit memory (value = value of Q)
- n bi-stable, when R=S=0
 - u Q=0?
 - u Q=1?

$$\text{nor}(0, 0) = 1$$


$$\text{nor}(0, 1) = 0$$

$$\text{nor}(1, 0) = 0$$

$$\text{nor}(1, 1) = 0$$

u output = $f_o(\text{input}, \text{state})$,

u state = $f_s(\text{input}, \text{state})$







S-R Latch Set (=1) and Reset (=0) (17)

Write 1: $S = 0 \rightarrow 1 \rightarrow 0$

Write 0: $R = 0 \rightarrow 1 \rightarrow 0$

$\text{nor}(0, 0) = 1$
 $\text{nor}(0, 1) = 0$
 $\text{nor}(1, 0) = 0$
 $\text{nor}(1, 1) = 0$





Clocked Flip-Flops

- n State change can happen only when clock is 1
 - u more control on state changes


n Clocked S-R Flip-Flop Sta06 Fig B.26

n D Flip-Flop Sta06 Fig B.27

- u only one input D
 - § $D = 1$ and CLOCK \checkmark write 1
 - § $D = 0$ and CLOCK \checkmark write 0

n J-K Flip-Flop Sta06 Fig B.28

- u Toggle Q when $J=K=1$





Registers


n Parallel registers

- u read/write
- u CPU user registers
- u additional internal registers

Sta06 Fig B.30

n Shift Registers

- u shifts data 1 bit to the right
- u serial to parallel?
- u ALU ops?
- u rotate?



(Sta06 Fig B.31)



Summary


- n Boolean Algebra ž Gates ž Circuits
 - u can implement all with NANDs or NORs
 - u simplify circuits:
 - § Karnaugh, (Quine-McKluskey, Luque, ...)

- n Components for CPU design
 - u ROM, adder
 - u multiplexer, encoder/decoder
 - u flip-flop, register, shift register, counter



-- End of Appendix B: Digital Logic --

Simple processor





Kertauskysymyksiä

- n DeMorganin laki?
- n Miten boolean funktio minimoidaan Karnaugh kartan avulla?
- n Mitä eroa sarjallisessa piirissä on verrattuna "normaaliin" kombinatoriseen piiriin?
- n Miten S-R kiikku toimii?