

Luento 4

## Tietokoneen rakenne

# Internal Memory, Cache

Stallings: Ch 4, Ch 5

- n Key Characteristics
- n Locality
- n Cache
- n Main Memory

From Computer Desktop Encyclopedia  
© 1999 The Computer Language Co. Inc.

Tietokoneen rakenne / 2006 / Teemu Kerola
9/11/2006
Luento 4 - 1

## Key Characteristics of Memories / Storage

<p><b>Location</b></p> <ul style="list-style-type: none"> <li>Processor</li> <li>Internal (main)</li> <li>External (secondary)</li> </ul> <p><b>Capacity</b></p> <ul style="list-style-type: none"> <li>Word size</li> <li>Number of words</li> </ul> <p><b>Unit of Transfer</b></p> <ul style="list-style-type: none"> <li>Word</li> <li>Block</li> </ul> <p><b>Access Method</b></p> <ul style="list-style-type: none"> <li>Sequential</li> <li>Direct</li> <li>Random</li> <li>Associative</li> </ul>	<p><b>Performance</b></p> <ul style="list-style-type: none"> <li>Access time</li> <li>Cycle time</li> <li>Transfer rate</li> </ul> <p><b>Physical Type</b></p> <ul style="list-style-type: none"> <li>Semiconductor</li> <li>Magnetic</li> <li>Optical</li> <li>Magneto-Optical</li> </ul> <p><b>Physical Characteristics</b></p> <ul style="list-style-type: none"> <li>Volatile/nonvolatile</li> <li>Erasable/nonerasable</li> </ul> <p><b>Organization</b></p>
--	---

(Sta06 Table 4.1)

Tietokoneen rakenne / 2006 / Teemu Kerola
9/11/2006
Luento 4 - 2

## Goals

- n I want my memory lightning fast
- n I want my memory to be gigantic in size
- n **Register access viewpoint**
  - u data access as fast as HW register
  - u data size as large as memory

cache

  
 HW solution
- n **Memory access viewpoint**
  - u data access as fast as memory
  - u data size as large as disk

virtual  
memory

  
 HW help for  
SW solution

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 3

## Memory Hierarchy

- n Most often needed data kept close
- n Access to small data sets can be made fast
  - u simpler circuits
- n Faster ~ more expensive
- n Large can be bigger and cheaper (per B)

(Sta06 Fig 4.1)

up: smaller, faster, more expensive, more frequent access  
 down: bigger, slower, less expensive, less frequent access

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 4

## Principle of locality (paikallisuus)

- n In any given time period, memory references occur only to a small subset of the whole address space
- = The reason why memory hierarchies work

Prob (small data set) = 99%      "Cost" (small data set) = 2  $\mu$ s  
 Prob (the rest) = 1%              "Cost" (the rest) = 20  $\mu$ s



$$\text{Aver cost} = 99\% * 2 \mu\text{s} + 1\% * 20 \mu\text{s} = 2.2 \mu\text{s}$$

- n Average cost is close to the cost of small data set
- n How to determine data for that small set?
- n How to keep track of it?

Sta06 Fig 4.2

Tietokoneen rakenne / 2006 / Teemu Kerola
9/11/2006
Luento 4 - 5


## Principle of locality

- n In any given time period
  - u memory references occur only to a small subset of the whole address space
- n **Temporal locality** (ajallinen) 
  - u it is likely that a data item referenced a short time ago will be referenced again soon
- n **Spatial locality** (alueellinen) 
  - u it is likely that a data items close to the one referenced a short time ago will be referenced soon

MEM: 

345	23	71	8	305	63	91	2
-----	----	----	---	-----	----	----	---


Tietokoneen rakenne / 2006 / Teemu Kerola
9/11/2006
Luento 4 - 6



## Tietokoneen rakenne

# Cache



Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 7




## Cache Memory (välimuisti)

- n How to access main memory as fast as registers?
- n Locality ž Use (CPU) cache!
  - u Keep most probably referenced data in fast cache close to processor, and rest in memory
  - u Most of data accesses only to cache
    - § hit ratio 0.9-0.99
  - u Much smaller than main memory
  - u (much) more expensive (per byte) than memory

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 8





## Cache Design

<p><b>Cache Size</b></p> <p><b>Mapping Function</b></p> <ul style="list-style-type: none"> <li>Direct</li> <li>Associative</li> <li>Set Associative</li> </ul> <p><b>Replacement Algorithm</b></p> <ul style="list-style-type: none"> <li>Least recently used (LRU)</li> <li>First in first out (FIFO)</li> <li>Least frequently used (LFU)</li> <li>Random</li> </ul>	<p><b>Write Policy</b></p> <ul style="list-style-type: none"> <li>Write through</li> <li>Write back</li> <li>Write once</li> </ul> <p><b>Line Size</b></p> <p><b>Number of caches</b></p> <ul style="list-style-type: none"> <li>Single or two level</li> <li>Unified or split</li> </ul>
--	---

**n Size**

- u Many blocks help for temporal locality
- u Large blocks help for spatial locality
- u Multi-level cache

(Sta06 Table 4.2)

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 12

## Mapping

- n Which block contains the memory location?
- n Is the block in cache?
- n Where is it located?

**Solutions**

- u direct mapping (suora kuvaus)
- u fully associative mapping (joukkoassosiatiivinen)
- u set associative mapping (täysin assosiatiivinen)

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 13

## Direct Mapping (4)

- n Each block has only one possible location (line) in cache
  - u determined by index field bits
- n Several blocks may map into same cache line
  - u identified with tag field bits

34 bit address (byte address)



tag	index	offset
21	8	5

Block number (in memory)      Cache line size ~ Block size =  $2^5 = 32$  B

Unique bits that are different for each block, Stored into cache line      Fixed location in cache  
 $\checkmark$  fixed cache size =  $2^8 = 256$  blocks = 8 KB

Sta06 Fig 4.7  
PaHe98 Fig 7.10

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 14





## Fully Associative Mapping (6)

Each block can be in any cache line  
 tag must be complete block number

Alpha AXP uses 34 bit memory addresses

Block number (in memory)

Offset from the beginning of the block (in bytes)

Block size =  $2^5 = 32$  B

tag	offset
29	5

34 bit address (byte address)

Unique bits that are different for each block

Each block can be anywhere  
Cache size can be any number of blocks

Sta06 Fig 4.9

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 17

## Fully Associative Example (4)

**ReadW I2, 0xB4**

tag 5

offset 3

10110	100
-------	-----

	tag 5	block 64
000:	11011	12 34 56 78 9A 01 23 45
001:	10111	87 00 32 89 65 A1 B2 00
010:	00011	87 54 00 89 65 A1 B2 00
011:	10100	54 A7 00 91 23 66 32 11
100:	00111	77 55 55 66 66 22 44 22
101:	10100	65 43 21 98 76 65 43 32
110:	10110	00 11 22 33 <b>44 55 66 77</b>
111:	10011	87 54 32 89 65 A1 B2 00

Parallel! ?

Match

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 18



## Fully Associative Mapping

- n **Lots of circuits**
    - u tag fields are long - wasted space?
    - u each cache line tag must be compared parallely with the memory address tag
      - § lots of wires, comparison circuits
      - § large surface area on chip
  - n **Final comparison "or" has large gate delay**
    - u did any of these 64 comparisons match?
      - §  $\log_2(64) = 6$  levels of binary OR-gates
    - u how about 262144 comparisons?
      - § 18 levels?
- ☹ Can use it only for small caches

Tietokoneen rakenne / 2006 / Teemu Kerola


9/11/2006

Luento 4 - 19



## Set Associative Mapping

- n **With set size  $k=2$ , each cache entry contain 2 blocks**
  - u Use set (set index) field to find the cache entry
  - u Use tag to determine if the block belongs to the set
  - u Use offset to find the proper byte in the block



Tietokoneen rakenne / 2006 / Teemu Kerola

9/11/2006

Luento 4 - 20

## 2-way Set Associative Cache

- n k=2 g Two blocks in each set (= in one cache entry)
- n 4 sets g 2 bits for set index
- n 2 words in a block = 8 Bytes g 3 bits for byte offset
- n 3 bits for tag

3	2	3
tag	set	offset

8 bit address  
(byte address)

	tag	block	tag	block
00:	110	12 34 56 78 9A 01 23 45	011	77 55 55 66 66 22 44 22
01:	110	87 00 32 89 65 A1 B2 00	101	65 43 21 98 76 65 43 32
10:	100	87 54 00 89 65 A1 B2 00	101	00 11 22 33 44 55 66 77
11:	101	54 A7 00 91 23 66 32 11	111	00 11 22 33 44 55 66 77
	3	64	3	64

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 21

## 2-way Set Assoc. Cache Example (5)

**ReadW I2, 0xB4**

tag	set	offset
101	10	(100)

	tag	block	tag	block
00:	110	12 34 56 78 9A 01 23 45	011	77 55 55 66 66 22 44 22
01:	110	87 00 32 89 65 A1 B2 00	101	65 43 21 98 76 65 43 32
10:	(100)	87 54 00 89 65 A1 B2 00	(101)	00 11 22 33 44 55 66 77
11:	101	54 A7 00 91 23 66 32 11	111	00 11 22 33 44 55 66 77
	3	64	3	64

Parallel! ? Match

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 22




## Set Associative Mapping

- n Set associative cache with set size  $k=2$   
= 2-way cache (common)
- n Degree of associativity = nbr of blocks in a set =  $v$ 
  - u Large degree of associativity?
    - § More data items in one set
    - § Less "collisions" within set
    - § Final comparison (matching tags?) gate delay?
  - u Maximum (nr of cache lines)
    - fully associative mapping
  - u Minimum (1)
    - direct mapping



## Cache Replacement Algorithm


- n Which cache block to replace  
to make room for new block from memory?
- n Direct mapping: trivial
- n First-In-First-Out (FIFO)?
- n Least-Frequently-Used (LFU)?
- n Random?
- n Which one is best / possible?
  - u Chip area?
  - u Fast? Easy to implement?



## Cache Write Policy – memory writes?

- n **Write through** (läpikirjoittava)
  - u Each write goes always to cache and memory
  - u Each write is a cache miss!
- n **Write back** (lopuksi/takaisin kirjoittava)
  - u Each write goes only to cache
  - u Write cache block back to memory only when it is replaced in cache
  - u Memory may have stale (old) data
  - o cache coherence problem (yhdenmukaisuus, yhtäpitävyys)
- § **Write once** ("vain kerran kirjoittava?")
  - § Write-invalidate Snoopy-cache coherence protocol for multiprocessors
  - § Write invalidates data in other caches
  - § Write to memory at replacement time, or when some other cache needs it (has read/write miss)

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 25



## Cache Line Size

- n How big cache line?
- n Optimise for temporal or spatial locality
  - u bigger cache line  $\bar{O}$  better for spatial locality
  - u more cache lines  $\bar{O}$  better for temporal locality
- n Best size varies with program or program phase?
- n Best size different with code and data?
- n 2-8 words?
  - u word = 1 float??

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 26



## Types and Number of Caches

- n Same cache for data and code, or not?
  - u Data references and code references behave differently
- n **Unified vs. split cache** (yhdistetty/erilliset)
  - u split cache: can optimise structure separately for data and code
- n **One cache too large for best results**
- n **Multiple levels of caches**
  - u L1 on same chip as CPU
  - u L2 on same package or chip as CPU
    - § older systems: same board
  - u L3 on same board as CPU


Tietokoneen rakenne / 2006 / Teemu Kerola

9/11/2006

Luento 4 - 27




## Example: Pentium 4 Block Diagram



Tietokoneen rakenne / 2006 / Teemu Kerola

9/11/2006


Luento 4 - 28



## Tietokoneen rakenne

# Main Memory

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 29



## Main Memory Types

Memory Type	Category	Erasure	Write Mechanism	Volatility
Random-access memory (RAM)	Read-write memory	Electrically, byte-level	Electrically	Volatile
Read-only memory (ROM)	Read-mostly memory	Not possible	Masks	Nonvolatile
Programmable ROM (PROM)			Electrically	
Erasable PROM (EPROM)		UV light, chip-level		
Electrically Erasable PROM (EEPROM)		Electrically, byte-level		
Flash memory		Electrically, block-level		

(Sta06 Table 5.1)


- n **Random access semiconductor memory**
  - u Direct access to each memory cell
  - u Access time same for all cells

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 30

## RAM

- n **Dynamic RAM, DRAM**
  - u Periodic refreshing required
  - u Refresh required after read
  - u Simpler, slower, denser, bigger (bytes per chip)
  - u Access time ~ 60 ns
  - u Main memory? (early systems)
- n **Static RAM, SRAM**
  - u No periodic refreshing needed
  - u Data remains until power is lost
  - u More complex (more chip area/byte), faster, smaller
  - u Access time ~ 2-5 ns
  - u Level 2 cache?

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 31





## 256-KB DRAM Memory Organization

Memory address register (MBR)

row 9

column 9

Decode 1 of 512

512 words by 512 bits  
Chip #1

Decode 1 of 512 bit-sense

Memory buffer register (MBR)

1  
2  
3  
4  
5  
6  
7  
8

Simultaneous access to 256K 8-bit word memory chip to access larger data items

Access 64-bit words in parallel? Need 8 chips.

(Sta06 Fig 5.5)

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 33

## SDRAM (Synchronous DRAM)

- n CPU clock synchronizes also the bus
  - u Runs on higher clock speeds than ordinary DRAM
  - u CPU knows how long it takes to make a reference, can do other work while waiting
- n **16 bits in parallel**
  - u Access 4 DRAMs (4 bits each) in parallel
  - u Access time ~ 18 ns, transfer rate ~ 1.3 GB/s
- n **DDR SDRAM, double data rate**
  - u Current main memory technology
  - u Supports transfers both on rising and falling edge of the clock cycle
  - u Consumes less power
  - u Access time ~ 12 ns, transfer rate ~ 3.2 GB/s

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 34

## Rambus DRAM (RDRAM)

(Sta06 Fig 5.14)

The diagram illustrates the Rambus DRAM architecture. A Controller is connected to a series of RDRAM modules (RDRAM 1, RDRAM 2, ..., RDRAM n) through a shared bus. The bus carries data (18 bits) and control signals (RC, RClk, TClk). Power and ground connections (Vref, Gnd, Vd) are also shown. A 400 MHz clock signal is provided to the system.

- n **Works with fast Rambus memory bus (800Mbps)**
  - u Controller + RDRAM modules
  - u Access time ~ 12 ns, transfer rate ~ 4.8 GB/s
- n **Speed slows down with many memory modules**
  - u Serially connected on Rambus channel
  - u Not good for servers with 1 GB memory (for now!)

STI Cell processor

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 35

## Flash memory


- n **Based on transistors that are separated by a thin oxide layer**
  - u Flash cell is analog, not digital storage: uses different charge levels to store 2 (or more) bits in each cell
- n **Non-volatile, data remains with power off**
  - u Electrical erasing in blocks = "flash"
  - u Slow to write
  - u Access time ~ 50 ns
- n **Used as a solid state storage**
  - u No moving parts
  - u FlashBI OS in PC's, USB-memory
  - u In phones, digital cameras, hand-held devices,....

The images show a SanDisk SD card and a Cruze 10 GB USB drive, representing common forms of flash memory storage.

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 36

## MRAM

- n **Magnetoresistive Random Access Memory (MRAM)**
  - u Data stored with magnetic fields on two plates
  - u Magnetic field directions determine bit value
- n **Non-volatile, data remains with power off**
  - u Fast to read/write
  - u No upper limit for write counts (compare to Flash)
  - u Access time comparable to DRAM
  - u Almost as fast as SRAM
- n **Future open**
  - u Small market share now
  - u Expensive now (2006: \$25 4Mbit)
  - u Still under development
  - u May replace flash in a few years
  - u May replace SRAM later on
  - u May replace DRAM and become "universal memory"



direction  
1 or 0?

MRAM write operation

<http://www.research.ibm.com/journal/rd/501/maffitt.html>

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 37

## Kertauskysymyksiä

- n Muistihierarkia ja paikallisuus?
- n Millä tavoin paikallisuutta huomioidaan välimuistiratkaisussa?
- n Assosiatiivisen ja joukkoassosiatiivisen kuvauksen erot?
- n Miksi käskyille oma välimuisti ja datalle oma?

Tietokoneen rakenne / 2006 / Teemu Kerola 9/11/2006 Luento 4 - 38