
Micro-programmed Control Ch 17






- Complex
- Fast
- Difficult to design
- Difficult to modify
 - lots of optimization work done at implementation phase (after design)
 - all optimization work (I.e., most of the work?)
 must be redone after any changes to design




Micro-programmed Control (3)

- Implement "execution engine" inside CPU
 - execute one micro-instruction at a time
- What to do now?
 - micro-instruction
 - control signals
 - stored in micro-instruction control memory
 - micro-program, firmware
- What to do next?
 - micro-instruction program counter
 - default (?): next micro-instruction
 - jumps or branches?

Machine Instructions vs. Micro-instructions





Machine Instructions vs. Micro-instructions (2)

- Machine instruction fetch-execute cycle produces machine instructions to be executed at CPU
- Micro-instruction fetch-execute cycle produces control signals for data path



Stored in control memory

Fig. 17.2

(Fig. 15.2 [Stal99])

- ROM, PROM, EPROM
- One "subroutine" for each machine instruction
 - one or more micro-instructions
- Defines architecture
 - change instruction set?
 - ⇒ reload control memory

Hardwired vs. Micro-program Control

Pure hardwired


Pure micro-programmed


Initial represent.:

Sequencing control:

Logic represent.:

Implem.:










(Fig. 15.1 (a) [Stal99])
Fig. 15.1 (a)

- control signals directly in micro-code
- all control signals always there
- lots of signals \Rightarrow many bits in micro-instruction
- Vertical micro-code

(Fig. 15.1 (b) [Stal99])
Fig. 17.1 (b)

- each action encoded densely
- actions need to be decoded to signals at execution time
- takes less space but may be slower
- Each micro-instruction is <u>also</u> a conditional branch?



Micro-programmed Control Unit (4)

- Control Address Register
 - "micro-program PC"

Fig. 17.4

(Fig. 15.4 [Stal99])


- Control Memory
- Control Buffer Register
 - current micro-instruction
 - control signals
 - next address control
- Sequencing logic
 - select next value for Control Address Reg



- Simple design
- Flexible
 - -adapt to changes in organization, timing, technology
 - -make changes late in design cycle, or even in the field
- Very powerful instruction sets
 - -use bigger control memory if needed
 - –easy to have complex instruction sets
 - is this good?




- Generality
 - multiple instruction sets on same machine
 - tailor instruction set to application?
- Compatibility
 - easy to be backward compatible in one family
 - many organizations, same instruction set



Micro-programming (3)

- Costly to implement
 - need tools:
 - micro-program development environment
 - micro-program compiler
- Slow
 - micro-instruction interpreted at execution time
 - interpretation is internal to CPU
 - interpret one instruction at a time
- Interpretation control with hardwired logic?



RISC vs. Micro-programming (8)

- Simple instructions can execute at very high clock rate
- Compilers can produce micro-instructions
 - machine dependent optimization
- Use only simple instructions and addressing mode
- Keep "micro-code" in RAM instead of ROM
- no micro-instruction interpretation logic needed
- Fast access to "micro-code" in RAM via caching
- Skip instruction interpretation of a micro-program and simply compile directly into lowest language of machine?
- ⇒ Compile to "micro-code" and use hardwired control for RISC (e.g., Pentium II)



Micro-program Sequencing (3)

Two address format

Fig. 17.6 (Fig. 15.6 [Stal99])

- most often need next micro-instruction address
 - waste of space to store it most of the time?
- conditional branch address

(Fig. 15.7 [Stal99])

One address format

Fig. 17.7

- (Conditional) branch address
- Variable format
 - only branch micro-instructions have addresses
 - waste of time many times?




- Addresses explicitly present
 - Two-field
 - select one of them
 - Unconditional branch
 - jump to this one
 - Conditional branch
 - select this one or default



- Addresses not explicitly present
 - Mapping
 - map opcode in machine instruction into microinstruction address (Fig. 15.9 [Stal99])
 - Addition
 - higher order bits directly from opcode
 - lower order bits based on current status and tag bits, or fields in current microinstruction

Fig. 17.9

- Residual Control
 - return from micro-program subroutine



Micro-instruction Encoding


• Usually a compromise between pure horizontal and vertical formats

Fig. 17.11 (Fig. 15.11 [Stal99])

- optimize on space with encoding multiple signals into a set of fields
 - each field defines control signals for certain separate actions
 - mutually exclusive actions are encoded into the same field
- make design simpler by not using maximum encoding



- Functional encoding
 - each field controls some function
 - load accumulator
 - load ALU operands
 - compute next PC
- Resource encoding
 - each field controls some resource
 - ALU
 - memory



Different Micro-instruction Sets for a specific "Simple Machine" (3)

(Fig. 15.12 [Stal99])

Fig. 17.1

- Micro-instruction types
 - 3 register transfers, 2 mem ops, 5 ALU ops, 3 seq. ops
- Vertical format
 type
 operation
 reg
 - 3 bits for type, 3 bits for operation

(Fig. 15.12(a) [Stal99])

- 2 bits for reg select (max 4 regs)

Fig. 17.12 (a)

- Horizontal format
 - 2 bits for reg transfers (3 ops + "none")
 - 2 bits for mem ops (2 ops + "none")


Fig. 17.12 (b)

- 2 bits for seq. ops (3 ops + "none")

(Fig. 15.12(b) [Stal99])

- 3 bits for ALU ops (5 ops + "none")
- 2 bits for reg select + 8 bits for constant

LSI-11 Single Board Processor





- Three-chip single board processor
 - data chip
 - 26 8-bit regs
 - 8 16-bit general purpose regs,
 - PWS, MAR, MBR, ...
 - 8-bit ALU
 - (at least) 2 passes needed for 16-bit reg ops
 - control chip

(Fig. 15.14 [Stal99])

control store chip

Fig. 17.14

- 22 bit wide control mem for micro-instructions
- connected by micro-instruction bus

Fig. 17.13

(Fig. 15.13 [Stal99])

LSI-11 Micro-instruction Set (2)

- Implements PDP-11 instruction set architecture for LSI-11 hardware
 - e.g., PDP-11 16 bit ALU vs. LSI-11 8-bit ALU
- 22 bit wide, extremely vertical set

– 4 bits for special functions

(Fig. 15.15 [Stal99])


Fig. 17.15

- 1 bit for testing interrupts
- 1 bit for "micro-subroutine return"
- 16 bits for variable format micro-ops
 - jump, cond. branch, literal ops, reg ops
 - ALU, logical, general, I/O ops


Table 17.5 (Tbl 15.5 [Stal99])


-- End of Chapter 17 --

-- Micro-programmed Control --



http://infopad.EECS.Berkeley.EDU/CIC/die_photos/pentium.gif






Summary (11)


- How clock signals cause instruction executions?
- Low level stuff
 - gates, basic circuits, registers, memory
- Cache
- Virtual memory & TLB
- ALU, Int & FP arithmetic's
- Instruction sets
- CPU structure & pipelining
- Branch prediction, limitations, hazards, issue
- RISC & superscalar processor
- IA-64 & Crusoe
- Hardwired & micro-controlled control

Want to Know More?

- Read the text book <u>completely</u>
- 58070-8 Computer Architecture (4 cr)



-- The End of Comp Org II --



(Fig. 18.11)