## System Buses Ch 3


Computer Function
Interconnection
Structures
Bus Interconnection
PCI Bus

9/4/2002 Copyright Teemu Kerola 2002

# Computer Function • von Neumann architecture - memory contains both instruction and data • Fetch-Execute Cycle Figs 3.3, 3.9 System bus (käskyn nouto ja suoritus sykli) Figs 3.3, 3.9

## I/O control


- CPU executes instructions and with those instructions guides I/O modules
  - control and data registers in I/O modules
  - I/O modules give feedback to CPU with control and data registers, but only when CPU is reading them!



9/4/2002 Copyright Teemu Kerola 2002

## I/O Control

• Interrrupts allow I/O modules to give feedback to CPU even when CPU is doing something else




 DMA allows I/O modules to access memory without CPU's help

9/4/2002 Copyright Teemu Kerola 2002

4

3

## von Neumann Bottleneck



- All components communicate via system bus
- Each component has its own inputs/outputs

Fig. 3.15

- System bus must support them all

Fig. 3.16

9/4/2002

Copyright Teemu Kerola 2002

## System Bus

- 50-100 lines (wires)
  - address
  - data
  - control
  - other: power, ground, clock
- Performance
  - bandwidth, how many bits per sec?

(päästä päähän viive) Copyright Teemu Kerola 2002

– propagation delay?

(väyläkapasiteetti)

9/4/2002

Ch 3, System Buses


# **Bus Configurations**


- One bus alone
  - might be very long
    - large end-to-end signal time
  - serious von Neumann bottleneck
  - all devices use similar speeds
  - slowest device determines speed used
- Hierarchy of buses
  - can maximize speed for limited access
    - · closer to CPU
  - lower speed general access I/O
    - further away from CPU


9/4/2002

Copyright Teemu Kerola 2002

7







## Synchronous timing

- All same speed devices
- All synchronized with a clock signal
- Slowest device determines speed
- Can make assumptions on when some other device will do something, or how fast it will do it
  - 1 or 2 clock cycles to do it?

Fig. 3.19

(Fig. 3.19 (a) [Stal99])

9/4/2002

Copyright Teemu Kerola 2002

- 1

## Asynchronous timing

- No need to have same speed devices
- No synchronizing clock signal
- Timing determined only with change of signal levels
- Synchronize with signals (wires)
  - "read", "write", "ack", ...
- Speed determined by devices in action
- Can *not* make assumptions on when some other device will do something, or how fast it will do it Fig. 3.20 (Fig. 3.19 (b) [Stal99])

9/4/2002

Copyright Teemu Kerola 2002

12

Ch 3, System Buses

## Bus Design Features (cont)

- Bus width
  - address, data
- Data transfer types

Fig. 3.21 (Fig. 3.20 [Stal99])

- read, write
  - multiplexed & non-multiplexed operations
- read-modify-write
  - E.g., for indivisible increments (multiproc. env.)
- read-after-write
  - E.g., for check that write succeeds (multiproc. env.)
- block
  - long delay for interrupt handling?

9/4/2002

Copyright Teemu Kerola 2002

13

# Example Bus: Industry Standard Architecture (ISA, or PC-AT)

- Bus type: dedicated
- Arbitration method: single bus master
- Timing: asynchronous
  - own 8.33 MHz clock,
  - 15.9 MBps max data rate, 5.3 MBps in practice
- Bus width: address 32, data 16
- Data transfer type
  - read, write, read block, write block

9/4/2002

Copyright Teemu Kerola 2002

9/4/2002

Copyright Teemu Kerola 2002

15

# Example: Peripheral Component Interconnect (PCI) Bus

- Bus type: multiplexed
- Arbitration method: centralised arbiter
- Timing: synchronous, own 33 MHz clock
  - -2.122~Gbps~(265~MBps) max data rate
- Bus width: address/data 32 (64), signal 17
- Data transfer type
  - read, write, read block, write block
- max 16 slots (devices)

9/4/2002

Copyright Teemu Kerola 2002

16

## **PCI** Configurations

• Hierarchy

Fig. 3.22

(Fig. 3.21 [Stal99])

- Bridge to internal/system bus allows them to be faster (with different bus protocol)
- Bridge to expansion buses allows them to slower (with different bus protocol)

9/4/2002

Copyright Teemu Kerola 2002

17

## PCI card: 49 Mandatory Signals (6)



- 32 pins for address/data, time multiplexed
  - 1 parity pin
- 4 pins for command type/byte enable
  - E.g., 0110/1111 = memory read/all 4 bytes
- System pins (2): clock, reset
- Transaction timing & coordination pins (6)
- Arbitration pins (2 for each device) to PCI bus arbiter: REQ, GNT
- Error pins (2): parity, system

9/4/2002

Copyright Teemu Kerola 2002

#### **PCI** Bus

# 41 Optional Signals (4)

- Request interrupt pins (4 pins for each dev)
- Cache support pins (2) for snoopy cache protocols CPU cache bridge RAM bridge RAM

• 32 pins for additional multiplexed address/data

- plus 7 control/parity pins
- 5 test pins

9/4/2002

Copyright Teemu Kerola 2002

19

## PCI Bus Transaction (4)

- Bus activity is in separate transactions
- Each transaction preceded by arbitration

Fig. 3.24 (Fig. 3.23 [Stal99])

PCI bus

- central arbiter (e.g., First-In-First-Out)
- determines initiator/master for transaction
- Transaction is executed
- Bus is marked "ready" for next transaction

9/4/2002

Copyright Teemu Kerola 2002


## PCI Transaction Types (5)


- Interrupt Acknowledge
  - READ interrupt parameter (e.g., subtype) for interrupt handler
- Special Cycle
  - broadcast message to many targets
- Configuration Read/Write
  - Read/Update (Write) device configuration data
- Dual Address Cycle
  - use 64 bit addresses in this transaction
- I/O or memory read/write (line, multiple)


9/4/2002


Copyright Teemu Kerola 2002


2











# PCI Express: New Bus to Replace PCI


- Code name "Arapahoe" or 3GIO
- Prevent bus bottleneck between fast CPU and memory of the future
   http://www.pcisig.com
- Arapahoe Work Group
- Compaq, Dell, IBM, Intel and MicrosoftWill replace PCI as industry standard
- late 2003? low-end 2004? high-end 2005?
- PCI devices will work with PCI Express
- Speedup 30x as compared to std PCI
  - at least 8 GB/s vs. 264 MB/s
- Scalable capacity per device (pin count, speed)

9/4/2002

Copyright Teemu Kerola 2002

27

#### -- End of Chapter 3: System Buses --



(PCI card - connectors also on other side, some pins not used by this card)

9/4/2002

Copyright Teemu Kerola 2002

28