Instruction Sets Ch 10-11

Characteristics

Operands

Operations

Addressing

Instruction Formats

25.9.2003 Copyright Teemu Kerola 2003

Instruction Set

(käskykanta)

- Collection of instructions that CPU understands
- · Only interface to CPU from outside
- CPU executes a program ⇔ CPU executes given instructions "one at a time"
 - fetch-execute cycle

Fig. 10.1 (Fig. 9.1 [Stal99])

25.9.2003 Copyright Teemu Kerola 2003

Machine Instruction

Opcode

Fig. 10.1 (Fig. 9.1 [Stal99])

- What should I do? Math? Move? Jump?
- Source operand references
 - Where is the data to work on? Reg? Memory?
- Result operand reference
 - Where should I put the result? Reg? Memory?

Next instruction reference

 J_{-} Where is the next instruction? Default? Jump?

25.9.2003 Copyright Teemu Kerola 2003

Instruction Representation

0x2465A080

Opcode, operands

Symbolic opcode

LOAD R1, 0x6678

Virtual or

physical

address?

- Bit presentation:
 - binary program
- Assembly language
 - symbolic program

· Symbolic assembly language

LOAD R1,TotalSum

Fig. 10.11

(Fig. 9.11 [Stal99])

Symbolic value?

25.9.2003 Copyright Teemu Kerola 2003

Instruction Set Design (5)

Operation types

(operaatiotyyppi)

- How many? What type? Simple? Complex?

• Data types

(tietotyyppi)

– Just a few? Many?

(käskyn muoto)

Instruction format

(Ruskyn muoto)

- Fixed length? Varying length? Nr of operands?

- Number of addressable registers
 - Too many ⇒ too long instructions?
 - Too few ⇒ too hard to optimise code?
- Addressing

(tiedon osoitus)

- What modes to use to address data and when?

25.9.2003 Copyright Teemu Kerola 2003

Good Instruction Set @

- · Good target for compiler
 - Easy to compile?
 - Possible to compile code that runs fast?
 - Easy to compile code that runs fast?
- Allows fast execution of programs
 - How many meaningless instructions per second? MIPS? GFLOPS?
 - How fast does my program run?
 - Solve linear system of 1000 variables?
 - · Set of data base queries?
 - Connect a phone call in reasonable time?

25.9.2003

Copyright Teemu Kerola 2003

Good Instruction Set (contd) (5)

- · Beautiful & Aesthetic
 - Orthogonal

(ortogonaalinen)

- · Simple, no special registers, no special cases, any data type or addressing mode can be used with any instruction
- Complete

(täydellinen)

- · Lots of operations, good for all applications

(säännöllinen)

- · Specific instruction field has always same meaning
- Streamlined

(virtaviivainen)

· Easy to define what resources are used

25 9 2003 Copyright Teemu Kerola 2003

Good Instruction Set (contd) (2)

- Easy to implement
 - 18 months vs. 36 months?
 - Who will be 1st in market? Who will get development monies back and who will not?
- Scalability

(skaalautuva)

- Speed up clock speed 10X, does it work?
- Double the address length, does design extend?
 - E.g., 32 bits \Rightarrow 64 bits \Rightarrow 128 bits?

25 9 2003 Copyright Teemu Kerola 2003

Number of Operands? (4)

• 3?

ADD A,B,C $mem(A) \leftarrow mem(B) + mem(C)$

- Normal case now ADD R1, R2, R3 $r1 \leftarrow r2+r3$

• 2?

ADD R1, R2 $r1 \leftarrow r1+r2$

- 1 operand and result the same
- 1?

ADD A $acc \leftarrow acc+mem(A)$

- 1 operand and result in implicit accumulator (register)
- 0?

ADD - All operands and result in implicit stack

33 87 22 22

25 9 2003 Copyright Teemu Kerola 2003

Instruction Set Architecture (ISA) **Basic Classes**

- · Accumulator architecture
- · Stack architecture
- General Purpose Register (GPR) architecture
 - only one type of registers, good for all
 - 2 or 3 operands
- · Load/Store architecture
 - only load/store instructions access memory
 - 3 operand ALU instructions

STORE R1,A

LOAD R3, C

LOAD R2,B


ADD R1,R2,R3

25 9 2003

Copyright Teemu Kerola 2003 10

Big vs. Little Endian (3)


· How are multi-byte values stored





Big vs. Little Endian


- Address of multi-byte data items is the same in both representations
- · Only internal byte order varies
- · Must decide one way or the other
 - Math circuits must know which presentation used
 - · Little-Endian may be faster
 - Must consider when moving data via network
- Power-PC: bi-endian both modes at use
 - can change it per process basis
 - kernel mode selected separately

25 9 2003 Copyright Teemu Kerola 2003 12









Example: Pentium II Data Types General data types - 8-bit byte - 16-bit word

- 32-bit doubleword
- 64-bit quadword
- · Not aligned
- · Little Endian

(Tbl. 9.2 [Stal99]) Table 10.2 · Specific data types (for Pentium II) • Numerical data types Figure 10.4 (Fig. 9.4 [Stal99])

17

25.9.2003 Copyright Teemu Kerola 2003

Operation Types

· Data transfer

– CPU ↔ memory

ALU operations

INT, FLOAT, BOOLEAN, SHIFT, CONVERSION

- read from device, start I/O operation

· Transfer of control

- jump, branch, call, return, IRET, NOP

System control

- HALT, SYSENTER, SYSEXIT, ...

- CPUID returns current HW configuration Table 10.4

• size of L1 & L2 caches, etc

(Tbl 9.4 [Stal99])

Table 10.3

(Tbl 9.3 [Stal99])

25.9.2003 Copyright Teemu Kerola 2003

Data References

- Where is data?
 - in memory
 - global data, stack, heap, in code area?
 - in registers
 - in instruction itself

in stack? no considered

- How to refer to data?
 - various addressing modes
 - multi-phase data access
 - how is data location determined (addressing mode)
 - compute data address (register? effective address?)
 - · access data

25.9.2003 Copyright Teemu Kerola 2003


25 9 2003

19

25.9.2003 Copyright Teemu Kerola 2003

Addressing Modes (Ch 11) Fig. 11.1 Table. 11.1 (Fig 10.1 [Stal99]) Immediate Data in instruction Direct Memory address of data in instruction Indirect Address of memory address of data in instruction (pointer) Register Data in register (best case?) Register Indirect Register has memory address (pointer) Displacement Addr = reg value + constant Stack Data in stack pointed by some register

Copyright Teemu Kerola 2003



More Addressing Modes size of operand · Autoincrement $EA = (R), R \leftarrow (R) + S$ register value E.g., CurrIndex = i++; Autodecrement $R \leftarrow (R) - S, EA = (R)$ E.g., CurrIndex = --i; • Autoincrement deferred $EA = Mem(R), R \leftarrow (R) + S$ E.g., Sum = Sum + (*ptrX++); Scaled $EA = A + (R_i) + (R_i) * S$ double X; E.g., X = Tbl[i][j];25.9.2003 Copyright Teemu Kerola 2003 23

Pentium II Addressing Modes Immediate 1, 2, 4 bytes Register operand 1, 2, 4, 8 byte registers not all registers with every instruction Operands in Memory Fig. 11.2 (Fig 10.2 [Stal99]) compute effective address and combine with

segment register to get linear address (virtual address)

Table 11.2 (Tbl 10.2 [Stal99])

25.9.2003 Copyright Teemu Kerola 2003

24

20

Instruction Format (4)

- How to represent instructions in memory?
- · How long instruction
 - Descriptive or dense? Code size?
- Fast to load?
 - In many parts?
 - One operand description at a time?
- Fast to parse (I.e., split into logical components)?
 - All instruction same size & same format?
 - Very few formats?

25.9.2003

Copyright Teemu Kerola 2003

25

Instruction Format (contd) (3)

- How many addressing modes?
 - Fewer is better, but harder to compile to
- How many operands?
 - 3 gives you more flexibility, but takes more space
- How many registers?
 - $-16 \text{ regs} \rightarrow \text{need 4 bits to name it}$
 - $-256 \text{ regs} \rightarrow \text{need } 8 \text{ bits to name it}$
 - Need at least 16-32 for easy register allocation
 - How many registers, that can be referenced in one instruction vs. referenced overall?

25.9.2003

Copyright Teemu Kerola 2003

. .

Instruction Format (contd) (3)

- How many register sets?
 - A way to use more registers without forcing long instructions for naming them
 - One register set for each subroutine call?
 - One for indexing, one for data?
- Address range, number of bits in displacement
 - more is better, but it takes space
- Address granularity
 - byte is better, but word address is shorter

25.9.2003

Copyright Teemu Kerola 2003

27

Pentium Instruction Set (5)

- CISC Complex Instruction Set Computer
- · At most one memory address
- · "Everything" is optional
- · "Nothing" is fixed
- Difficult to parse
 - all latter fields and their interpretation depend on earlier fields

Fig. 11.8 (Fig 10.8 [Stal99])

25.9.2003

Copyright Teemu Kerola 2003

Pentium Instruction Prefix Bytes (4)

• Instruction prefix (optional)

Fig. 11.8 (Fig 10.8 (a)[Stal99])

29

- LOCK 1 : (optional)
- LOCK exclusive use of shared memory
- REP repeat instruction for string characters
- Segment override (optional)
 - override default segment register
 - default is implicit, no need to store it every instruction
- Address size (optional)
 - use the other (16 or 32 bit) address size
- Operand size (optional)
 - use the other (16 or 32 bit) operand size

25.9.2003 Copyright Teemu Kerola 2003

Pentium Instruction Fields (3)

Opcode

- specific bit for byte size data

Fig. 11.8 (Fig 10.8 (a)[Stal99])

28

- Mod r/m (optional)
 - data in reg (8) or in mem?
 - which addressing mode of 24?
 - can also specify opcode further for some opcodes
- SIB (optional) Scale/Index/Base
 - extra field needed for some addressing modes
 - scale for scaled indexing
 - index register
 - base register

25.9.2003 Copyright Teemu Kerola 2003

30

Pentium Instruction Fields (contd) (2)

- Displacement (optional)
 - for certain addressing modes
 - -1, 2, or 4 bytes
- Immediate (optional)
 - for certain addressing modes
 - -1, 2, or 4 bytes



25.9.2003

Copyright Teemu Kerola 2003

31

PowerPC Instruction Format (7)

- RISC Reduced Instruction Set Computer
- Fixed length, just a few formats
- Fig. 11.9
- Only 2 addressing modes for data (Fig 10.9 [Stal99])
- Only load/store instructions access memory
 32 general purpose registers can be used
- 32 general purpose registers can be used everywhere
- · Fixed data size
 - no string ops
- · Simple branches
 - CR-field determines which compare result to use
 - L-bit determines whether a subroutine call
 - A-bit determines if branch is absolute or PC-relative

25.9.2003 Copyright Teemu Kerola 2003 32

